전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

3971 데이터시트(PDF) 3 Page - Allegro MicroSystems

부품명 3971
상세설명  DUAL DMOS FULL-BRIDGE DRIVER
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALLEGRO [Allegro MicroSystems]
홈페이지  http://www.allegromicro.com
Logo ALLEGRO - Allegro MicroSystems

3971 데이터시트(HTML) 3 Page - Allegro MicroSystems

  3971 Datasheet HTML 1Page - Allegro MicroSystems 3971 Datasheet HTML 2Page - Allegro MicroSystems 3971 Datasheet HTML 3Page - Allegro MicroSystems 3971 Datasheet HTML 4Page - Allegro MicroSystems 3971 Datasheet HTML 5Page - Allegro MicroSystems 3971 Datasheet HTML 6Page - Allegro MicroSystems 3971 Datasheet HTML 7Page - Allegro MicroSystems 3971 Datasheet HTML 8Page - Allegro MicroSystems  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
3971
DUAL DMOS
FULL-BRIDGE DRIVER
www.allegromicro.com
ELECTRICAL CHARACTERISTICS at T
A = +25°C, VBB = 50 V, VDD = 5.0 V (unless otherwise noted).
Limits
Characteristic
Symbol
Test Conditions
Min.
Typ.
Max.
Units
Load Supply Voltage Range
V
BB
Operating
10
—
50
V
Logic Supply Voltage Range
V
DD
Operating
4.5
5.0
5.5
V
Load Supply Current
I
BB
Operating, each supply, no load
—
—
3.0
mA
Logic Supply Current
I
DD
Operating
—
—
5.0
mA
Output Drivers
Output Leakage Current
I
DSS
V
OUT = VBB
—
<1.0
20
µA
V
OUT = 0 V
—
<-1.0
-20
mA
Output ON Resistance
r
DS(on)
High-side switch, I
OUT = -2.5 A
—
325
375
m
Ω
Low-side switch, I
OUT = 2.5 A
—
175
200
m
Ω
Body Diode Forward Voltage
V
F
Source diode, I
F = 2.5 A
—
1.2
—
V
Sink diode, I
F = 2.5 A
—
1.0
—
V
High-Side Gate Voltage
V
CP
C = 0.22
µF, reference V
BB
6.0
6.5
7.0
V
Control Logic
Logic Input Voltage
V
IN(0)
——
0.8
V
V
IN(1)
2.0
—
—
V
Logic Input Current
I
IN(0)
V
IN = 0 V
—
<1.0
-5.0
µA
I
IN(1)
V
IN = 5.0 V
—
20
50
µA
Propagation Delay Time
t
PD
50% to 90%:
PWM change to source off
—
50
—
ns
PWM change to sink off
—
60
—
ns
PWM change to source on
—
565
—
ns
PWM change to sink on
—
665
—
ns
Disable to source on
—
150
—
ns
Disable to sink on
—
250
—
ns
Thermal Shutdown Temperature
T
J
—
165
—
°C
Thermal Shutdown Hysteresis
∆T
J
—15
—
°C
UVLO Threshold
V
UVLO
Increasing V
DD
3.9
4.15
4.4
V
UVLO Hysteresis
∆V
UVLO
—0.15—
V
NOTES:
1. Typical Data is for design information only.
2. Negative current is defined as coming out of (sourcing) the specified device terminal.



Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com