전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM79C960KCW 데이터시트(PDF) 27 Page - Advanced Micro Devices

부품명 AM79C960KCW
상세설명  PCnetTM-ISA Single-Chip Ethernet Controller
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C960KCW 데이터시트(HTML) 27 Page - Advanced Micro Devices

Back Button AM79C960KCW Datasheet HTML 23Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 24Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 25Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 26Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 27Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 28Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 29Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 30Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 31Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 127 page
background image
P R E L I M I N A R Y
AMD
1-369
Am79C960
PRDB0-7
Private Data Bus
Input/Output
This is the data bus for the static RAM, the Boot PROM,
and the Address PROM.
SLEEP
Sleep
Input
When
SLEEP input is asserted (active LOW), the
PCnet-ISA controller performs an internal system reset
and proceeds into a power savings mode. All outputs
will be placed in their normal reset condition. All PCnet-
ISA controller inputs will be ignored except for the
SLEEP pin itself. Deassertion of SLEEP results in
wake-up. The system must delay the starting of the net-
work controller by 0.5 seconds to allow internal analog
circuits to stabilize.
SMA
Shared Memory Architecture
Input
This pin is sampled after the hardware RESET se-
quence. The pin must be pulled permanently LOW for
operation in the shared memory mode.
SMAM
Shared Memory Address Match
Input
This pin indicates an access to shared memory when
active. The type of access is decided by
MEMR or
MEMW.
SROE
Static RAM Output Enable
Output
This pin directly controls the external SRAM’s
OE pin.
SRWE
Static RAM Write Enable
Output
This pin directly controls the external SRAM’s
WE pin.
TE
Test Enable
Input
This pin is for factory use only. It has a default value of
HIGH if left unconnected. It is strongly recommended
that this pin always be connected to VDD.
XTAL1
Crystal Connection
Input
The internal clock generator uses a 20 MHz crystal that
is attached to pins XTAL1 and XTAL2. Alternatively, an
external 20 MHz CMOS-compatible clock signal can be
used to drive this pin. Refer to the section on External
Crystal Characteristics for more details.
XTAL2
Crystal Connection
Output
The internal clock generator uses a 20 MHz crystal that
is attached to pins XTAL1 and XTAL2. If an external
clock is used, this pin should be left unconnected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com