AM8530 datasheet(122/194 Pages) AMD

122 / 194 page

AMD

6–12

D7 D6 D5 D4 D3 D2 D1 D0

X1 Clock Mode

X16 Clock Mode

X32 Clock Mode

X64 Clock Mode

Parity Enable

Parity Even/Odd

SYNC Modes Enable

1 Stop Bit/Character

11/2 Stop Bits/Character

2 Stop Bits/Character

8 Bit SYNC Character

16 Bit SYNC Character

SDLC Mode (01111110 Flag)

External SYNC Mode

Figure 6–5. Write Register 4

Bits 7 and 6: Clock Rate 1 And 0

These bits specify the multiplier between the clock and data rates. In synchronous

modes, the 1X mode is forced internally and these bits are ignored unless External Sync

mode has been selected.

1X Mode (00). The clock rate and data rate are the same. In External Sync mode, this bit

combination specifies that only the

SYNC pin can be used to achieve character synchro-

nization.

16X Mode (01). The clock rate is 16 times the data rate. In External Sync mode, this bit

combination specifies that only the

SYNC pin can be used to achieve character synchro-

nization.

32X Mode (10). The clock rate is 32 times the data rate. In External Sync mode, this bit

combination specifies that either the

SYNC pin or a match with the character stored in

WR7 will signal character synchronization. The sync character can be either six or eight

bits long as specified by the 6-bit/8-bit Sync bit in WR10.

64X Mode (11). The clock rate is 64 times the data rate. With this bit combination in Ex-

ternal Sync mode, both the receiver and transmitter are placed in SDLC mode. The only

variation from normal SDLC operation is that the

SYNC pin is used to start or stop the

reception of a frame by forcing the receiver to act as though a flag had been received.

Bits 5 and 4: SYNC Modes 1 And 0

These two bits select the various options for character synchronization. They are ignored

unless synchronous modes are selected in the stop bits field of this register.

Monosync (00). In this mode, the receiver achieves character synchronization by match-

ing the character stored in WR7 with an identical character in the received data stream.

AM8530 데이터시트(PDF) 122 Page - Advanced Micro Devices

AM8530 데이터시트(HTML) 122 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL