전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PALCE20V8 데이터시트(PDF) 4 Page - Advanced Micro Devices

부품명 PALCE20V8
상세설명  EE CMOS 24-Pin Universal Programmable Array Logic
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

PALCE20V8 데이터시트(HTML) 4 Page - Advanced Micro Devices

  PALCE20V8 Datasheet HTML 1Page - Advanced Micro Devices PALCE20V8 Datasheet HTML 2Page - Advanced Micro Devices PALCE20V8 Datasheet HTML 3Page - Advanced Micro Devices PALCE20V8 Datasheet HTML 4Page - Advanced Micro Devices PALCE20V8 Datasheet HTML 5Page - Advanced Micro Devices PALCE20V8 Datasheet HTML 6Page - Advanced Micro Devices PALCE20V8 Datasheet HTML 7Page - Advanced Micro Devices PALCE20V8 Datasheet HTML 8Page - Advanced Micro Devices PALCE20V8 Datasheet HTML 9Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
AMD
2-158
PALCE20V8 Family
FUNCTIONAL DESCRIPTION
The PALCE20V8 is a universal PAL device. It has eight
independently configurable macrocells (MC0..MC7).
Each macrocell can be configured as a registered out-
put, combinatorial output, combinatorial I/O, or dedi-
cated input. The programming matrix implements a
programmable AND logic array, which drives a fixed OR
logic array. Buffers for device inputs have complemen-
tary outputs to provide user-programmable input signal
polarity. Pins 1 and 13 serve either as array inputs or as
clock (CLK) and output enable (
OE) for all flip-flops.
Unused input pins should be tied directly to VCC or GND.
Product terms with all bits unprogrammed (discon-
nected) assume the logical HIGH state and product
terms with both true and complement of any input signal
connected assume a logical LOW state.
The programmable functions on the PALCE20V8 are
automatically configured from the user’s design specifi-
cation, which can be in a number of formats. The design
specification is processed by development software to
verify the design and create a programming file. This
file, once downloaded to a programmer, configures the
device according to the user’s desired function.
The user is given two design options with the
PALCE20V8. First, it can be programmed as an emu-
lated PAL device. This includes the PAL20R8 series
and most 24-pin combinatorial PAL devices. The PAL
device programmer manufacturer will supply device
codes for the standard PAL architectures to be used
with the PALCE20V8. The programmer will program the
PALCE20V8 to the corresponding PAL device architec-
ture. This allows the user to use existing standard PAL
device JEDEC files without making any changes to
them. Alternatively, the device can be programmed
directly as a PALCE20V8. Here the user must use the
PALCE20V8 device code. This option provides full utili-
zation of the macrocells, allowing non-standard archi-
tectures to be built.
16491D-4
* In Macrocells MC0 and MC7, SG1 is replaced by SG0 on the feedback multiplexer.
11
0X
10
11
10
00
01
11
10
0X
10
0X
11
SG1
SL1X
CLK
OE
VCC
To
Adjacent
Macrocell
From
Adjacent
Pin
SL0X
*SG1
I/OX
DQ
Q
SL0X
Figure 1. PALCE20V8 Macrocell



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com