| 전자부품 데이터시트 검색엔진 |
|
CD00257532 데이터시트(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
CD00257532 데이터시트(HTML) 6 Page - STMicroelectronics |
|
6 / 19 page ![]() Block diagram and pin description L4949ED-E, L4949EP-E 6/19 Doc ID 16823 Rev 1 Table 2. Pin definitions and functions Pin N° Symbol Function SO-8 SO-20 119 VS Input supply voltage. Block to GND via an external capacitor (see Figure 3). 220 SI Sense input pin to supervise input voltage. Connect via an external voltage divider connected to VS and to GND. 31 VZ Preregulator output voltage. For details, see Section 3.4: Preregulator. 42 CT Reset pulse delay adjustment. Connecting this pin via a capacitor to GND 5 4, 5, 6, 7, 14, 15, 16, 17 GND Ground reference 610 RES Reset output. It is pulled down when the output voltage goes below VRT. 711 SO Sense output. This open collector pin must be connected to VOUT via an external resistor. It is pulled down whenever the SI voltage becomes lower than an internal voltage. 812 VOUT Output voltage. Block to GND via an external capacitor (see Figure 3) - 3, 8, 9, 13, 18 NC Not connected pins |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |