| 전자부품 데이터시트 검색엔진 |
|
PIC24FJ128GA310 데이터시트(PDF) 296 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC24FJ128GA310 데이터시트(HTML) 296 Page - Microchip Technology |
|
296 / 406 page ![]() PIC24FJ128GA310 FAMILY DS39996F-page 296 2010-2011 Microchip Technology Inc. FIGURE 24-1: 12-BIT A/D CONVERTER BLOCK DIAGRAM (PIC24FJ128GA310 FAMILY) Comparator 12-Bit SAR VREF+ DAC AN22(1) AN23(1) AN16(1) AN21(1) AN14 AN15 AN0 AN1 AN2 VREF- Sample Control S/H AVSS AVDD ADC1BUF0: ADC1BUF25(2) AD1CON1 AD1CON2 AD1CON3 AD1CHS AD1CHITL AD1CHITH Control Logic Data Formatting Input MUX Control Conversion Control Internal Data Bus 16 VR+ VR- VINH VINL VINH VINH VINL VINL VR+ VR- VBG VBG/6 AD1CSSL AD1CSSH Note 1: AN16 through AN23 are implemented on 100-pin devices only. 2: A/D result buffers are numbered in hexadecimal; ADC1BUF0 through ADC1BUF19 represent Buffers 1 through 26. CTMU VBAT/2 AVSS AVDD AD1CON5 VBG/2 VBG DMA Data Bus 16 AD1CON4 AD1DMBUF Extended DMA data Conversion Logic |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |