전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F217VG 데이터시트(PDF) 99 Page - STMicroelectronics

부품명 STM32F217VG
상세설명  ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/1284KB RAM
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F217VG 데이터시트(HTML) 99 Page - STMicroelectronics

Back Button STM32F217VG Datasheet HTML 95Page - STMicroelectronics STM32F217VG Datasheet HTML 96Page - STMicroelectronics STM32F217VG Datasheet HTML 97Page - STMicroelectronics STM32F217VG Datasheet HTML 98Page - STMicroelectronics STM32F217VG Datasheet HTML 99Page - STMicroelectronics STM32F217VG Datasheet HTML 100Page - STMicroelectronics STM32F217VG Datasheet HTML 101Page - STMicroelectronics STM32F217VG Datasheet HTML 102Page - STMicroelectronics STM32F217VG Datasheet HTML 103Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 173 page
background image
STM32F21xxx
Electrical characteristics
Doc ID 17050 Rev 8
99/173
5.3.17
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 43).
Unless otherwise specified, the parameters given in Table 46 are derived from tests
performed under the ambient temperature and VDD supply voltage conditions summarized
in Table 11.
Figure 36.
Recommended NRST pin
protection
1.
The reset network protects the device against parasitic resets.
2.
The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in
Table 46. Otherwise the reset is not taken into account by the device.
Table 46.
NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST)
(1)
NRST input low level voltage
TTL ports
2.7 V
≤ VDD ≤ 3.6 V
VSS−0.3
-
0.8
V
VIH(NRST)
(1)
NRST input high level voltage
2
-
VDD+0.3
VIL(NRST)
(1)
NRST input low level voltage
CMOS ports
1.8 V
≤ VDD ≤ 3.6 V
VSS−0.3
-
0.3VDD
V
VIH(NRST)
(1)
NRST input high level voltage
0.7VDD
-VDD+0.3
Vhys(NRST)
NRST Schmitt trigger voltage
hysteresis
-
200
-
mV
RPU
Weak pull-up equivalent resistor(2)
VIN = VSS
30
40
50
k
Ω
VF(NRST)
(1)
NRST Input filtered pulse
-
-
100
ns
VNF(NRST)
(1)
NRST Input not filtered pulse
VDD > 2.7 V
300
-
-
ns
TNRST_OUT
Generated reset pulse duration
Internal Reset source
20
-
-
µs
1.
Guaranteed by design, not tested in production.
2.
The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series
resistance must be minimum
(~10% order)
.
ai14132c
STM32Fxxx
RPU
NRST(2)
VDD
Filter
Internal Reset
0.1 μF
External
reset circuit(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com