| 전자부품 데이터시트 검색엔진 |
|
STM6717 데이터시트(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM6717 데이터시트(HTML) 21 Page - STMicroelectronics |
|
21 / 30 page ![]() STM6717/6718/6719/6720/STM6777/6778/6779/6780 DC and AC parameters Doc ID 11469 Rev 8 21/30 Manual (push-button) reset input VIL MR input voltage 0.3VC C1 V VIH 0.7VCC1 V tMLMH tMR MR minimum pulse width (STM6717/18/19/20) 1µs MR minimum pulse width (STM6777/78/79/80) MRC connected via capacitor to VSS 6µs tMLRL tMRD MR to RST output delay 200 ns MR glitch immunity (STM6717/18/19/20) 100 ns MR pull-up resistance 25 50 80 k Ω 1. Valid for ambient operating temperature: TA = –40 to 85 °C; VCC1 = 0.8 to 5.5 V and VCC2 = 0.8 to 3.6 V (except where noted). 2. Input leakage for the MRC pin is not tested. 3. Guaranteed by design. 4. The leakage current measured on the RST pin is tested with the reset de-asserted (output high impedance). Table 6. DC and AC characteristics (continued) Sym Alter- native Description Test condition(1) Min Typ Max Unit Table 7. tMLMH minimum pulse width VCC1 Capacitor value(1) 100 pF 0.1 µF 2.2 µF 3.3 µF 4.7 µF 6.8 µF 1.6 V 120 µs 120 ms 2.6 s 4.0 s 5.6 s 8.2 s 2.0 V 122 µs 122 ms 2.7 s 4.0 s 5.8 s 8.3 s 3.0 V 125 µs 125 ms 2.7 s 4.1 s 5.9 s 8.5 s 4.0 V 128 µs 129 ms 2.8 s 4.2 s 6.0 s 8.7 s 5.0 V 130 µs 130 ms 2.8 s 4.3 s 6.1 s 8.8 s 1. At 25 °C (typical) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |