 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
COM20020ILJP 데이터시트(PDF) 65 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
COM20020ILJP 데이터시트(HTML) 65 Page - Microchip Technology |
|
|
65 / 72 page  5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM Datasheet SMSC COM20020I Rev D Page 65 Revision 12-05-06 DATASHEET t1 t3 Parameter Input Clock High Time Input Clock Period min 10 25 max units nS nS XTAL1 t1 t4 Input Clock Frequency 100 t2 Input Clock Low Time nS t3 10 typ 10 t2 40 MHz t5 Frequency Accuracy* -200 200 ppm Note*: Input clock frequency must be 20 MHz ( 100ppm or better) to use the internal Clock Multiplier. + - t5 is applied to crystal oscillaton. 4.0V 1.0V 50% of VDD Figure 8.13 - TTL Input Timing on XTAL1 Pin t1 Parameter nRESET Pulse Width*** min max units nRESET t1 t2 nINTR High to Next nINTR Low typ t2 nINTR 5TXTL* EF = 0 EF = 1 TDR**/2 4TXTL* Note*: TXTL is period of external XTAL oscillation frequency. Note**: TDR is period of Data Rate (i.e. at 2.5 Mbps, TDR = 400 nS) Note***: When the power is turned on, t1 is measured from stable XTAL oscillation after VDD was over 4.5V. Figure 8.14 - Reset and Interrupt Timing |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
