전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IO96NDB2V1 데이터시트(PDF) 135 Page - Microsemi Corporation

부품명 IO96NDB2V1
상세설명  ProASIC3L Low Power Flash FPGAs with Flash*Freeze Technology
PDF  242 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROSEMI [Microsemi Corporation]
홈페이지  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

IO96NDB2V1 데이터시트(HTML) 135 Page - Microsemi Corporation

Back Button IO96NDB2V1 Datasheet HTML 131Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 132Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 133Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 134Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 135Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 136Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 137Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 138Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 139Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 242 page
background image
ProASIC3L Low Power Flash FPGAs
Revision 13
2-119
Timing Characteristics
1.5 V DC Core Voltage
Figure 2-34 • Output DDR Timing Diagram
11
6
1
7
2
8
3
910
45
28
3
9
tDDROREMCLR
tDDROHD1
tDDROREMCLR
tDDROHD2
tDDROSUD2
tDDROCLKQ
tDDRORECCLR
CLK
Data_R
Data_F
CLR
Out
tDDROCLR2Q
710
4
Table 2-198 • Output DDR Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Parameter
Description
–1
Std.
Units
tDDROCLKQ
Clock-to-Out of DDR for Output DDR
0.72
0.84
ns
tDDRISUD1
Data_F Data Setup for Output DDR
0.39
0.45
ns
tDDROSUD2
Data_R Data Setup for Output DDR
0.39
0.45
ns
tDDROHD1
Data_F Data Hold for Output DDR
0.00
0.00
ns
tDDROHD2
Data_R Data Hold for Output DDR
0.00
0.00
ns
tDDROCLR2Q
Asynchronous Clear-to-Out for Output DDR
0.82
0.96
ns
tDDROREMCLR
Asynchronous Clear Removal Time for Output DDR
0.00
0.00
ns
tDDRORECCLR
Asynchronous Clear Recovery Time for Output DDR
0.23
0.27
ns
tDDROWCLR1
Asynchronous Clear Minimum Pulse Width for Output DDR
0.19
0.22
ns
tDDROCKMPWH
Clock Minimum Pulse Width High for the Output DDR
0.31
0.36
ns
tDDROCKMPWL
Clock Minimum Pulse Width Low for the Output DDR
0.28
0.32
ns
FDDOMAX
Maximum Frequency for the Output DDR
250.00 250.00
MHz
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com