| 전자부품 데이터시트 검색엔진 |
|
AS1747 데이터시트(PDF) 12 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS1747 데이터시트(HTML) 12 Page - ams AG |
|
12 / 17 page ![]() www.austriamicrosystems.com/Analog-Switches/AS1747-50 Revision 1.02 11 - 16 AS1747, AS1748, AS1749, AS1750 Datasheet - Ti m i n g D i a g r a m s 10 Timing Diagrams Figure 19. Switching Time Figure 20. Break-Before-Make Interval Figure 21. Charge Injection VOUT CL RL VN_ VCC VCC COM_ IN_ NO_ OR NC_ GND Logic Input CL includes fixture and stray capacitance VOUT = VN_(RL / (RL + RON)) 50% tr < 5ns tf < 5ns 0V 0V VOUT tON tOFF 0.9 x VOUT 0.9 x VOUT Logic Input Switch Output VCC IN depends on switch configuration; Input polarity determined by sense of switch. VOUT CL RL VN_ VCC VCC COM_ IN_ NO_ GND Logic Input CL includes fixture and stray capacitance 50% 0V VOUT tBBM 0.9 x VOUT Logic Input VCC NC_ VOUT CL VCC VCC COM_ NC_ OR NO_ Logic input waveforms inverted for switches that have the opposite logic sense. GND VIL to VIH RGEN VGEN + IN_ ΔVOUT VOUT Q = ( ΔVOUT)(CL) ON ON OFF OFF OFF OFF IN IN |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |