www.austriamicrosystems.com/AS3648

1.5-4

29 - 38

AS3648

Datasheet, Confidential - D e ta i l e d D e s c r i p t i o n

4

led_out2above1

0R

Measure the voltage difference between LED_OUT1

vs.LED_OUT2 during operation of the DCDC

0

1

V(LED_OUT2) > V(LED_OUT1) +

5

load_balance_on

0R/W

Balance the current sinks (up to +/-10% of set current) to

improve application efficiency for unmatched LED forward

voltages - see Load Balancing on page 17

0

disabled

1

enabled

Table 17. Minimum LED Current Register

Addr: Eh

Minimum LED Current Register

This register reports the minimum LED current from the last operation

cycle

Bit

Bit Name

Default Access

Description

7:0

led_current_min

123

00h

R

Minimum current through the current sink (only including all

current reductions as described in Current Reduction by

VIN measurements in Flash Mode excluding current

reductions caused by TXMASK)

1. Only the current through LED_OUT1 is reported.

2. As the internal change of this register is asynchronous to the readout, it is recommended to readout the register

after the flash pulse. The register will store the minimum current through the LED after e.g. a previous flash.

This current can be used for a subsequent flash pulse for a safe operating range.

3. This register is only set if an actual current reduction happens (fault_uvlo (see page 27)=1) otherwise

led_current_min=0.

Table 18. Actual LED Current Register

Addr: Fh

Actual LED Current Register

This register reports the actual set LED current

Bit

Bit Name

Default Access

Description

7:0

led_current_actual

12

00h

R

Actual set current through the current sink (including all

current reductions as described in Flash Current

Reductions including LED current ramp up/down)

1. Only the current through LED_OUT1 is reported.

2. As the internal change of this register is asynchronous to the readout, it is recommended to readout the register

twice and compare the results.

Addr: 9

This register defines the PWM mode (e.g. for indicator) and 4/1MHz mode

switching

Bit

Bit Name

Default Access

Description