| 전자부품 데이터시트 검색엔진 |
|
AS3676 데이터시트(PDF) 76 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3676 데이터시트(HTML) 76 Page - ams AG |
|
76 / 92 page ![]() www.austriamicrosystems.com/AS3676 1v1-4 75 - 91 AS3676 Datasheet - D e ta i l e d D e s c r i p t i o n 8.9 Power-On Reset The internal reset is controlled by two sources: VBAT Supply Serial interface state (CLK, DATA) The internal reset is forced if VBAT is low or if both interface pins (CLK, DATA) are low for more than tPOR_DEB (typ. 100ms) 6. Then device enters shutdown mode. For details see section Operating Modes on page 80. The reset levels control the state of all registers. As long as VBAT and CLK/DATA are below their reset thresholds, the register contents are set to default. Access by serial interface is possible once the reset thresholds are exceeded. Figure 33. Zero Power Device Wakeup block diagram 5:4 audio_source 00b R/W Audio Buffer input source 00 CURR33 01 DCDC_FB 10 GPIO1/DLS 11 GPIO2/LIGHT 6. Only if shutdwn_enab=1 Table 115. Power On Reset Parameters Symbol Parameter Condition Min Typ Max Unit VPOR_VBAT Overall Power-On Reset Monitor voltage on V2_5; power-on reset for all internal functions. 1.8 2.15 2.4 1 V Table 114. Audio Control 2 Register (Continued) Addr: 55h Audio Control 2 Audio Mode Control Register Bit Bit Name Default Access Description !" # $ %& ' ()% ** ( + * +% , ,(,( &" ( * -' . / -' / ( ()% *" / -' -' / AS3676 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |