| 전자부품 데이터시트 검색엔진 |
|
AS3911 데이터시트(PDF) 85 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3911 데이터시트(HTML) 85 Page - ams AG |
|
85 / 149 page ![]() ams Datasheet, Confidential: 2013-Oct [2-03] AS3911 – 85 Appl icatio n I n f o rm a t i o n Main Interrupt Register Figure 71: Main Interrupt Register Notes: 1. At power-up and after Set Default command, content of this register is set to 0. 2. After Main Interrupt Register has been read, its content is set to 0, except for bits 1 and 0, which are set to 0 after corresponding interrupt register is read. Address 17h: Main Interrupt Register Type: R Bit Name Default Function Comments 7I_osc IRQ when oscillator frequency is stable Set after oscillator is started by setting Operation Control Register bit en. 6 I_wl IRQ due to FIFO water level Set during receive, informing that FIFO is almost full and has to be read out. Set during transmit, informing that FIFO is almost empty and that additional data has to be sent. 5 I_rxs IRQ due to start of receive 4 I_rxe IRQ due to end of receive 3 I_txe IRQ due to end of transmission 2 I_col IRQ due to bit collision 1 I_tim IRQ due to timer or NFC event Details are in Timer and NFC Interrupt Register 0I_err IRQ due to error and wake-up timer Details are in Error and Wake-up Interrupt Register |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |