전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS3931 데이터시트(PDF) 20 Page - ams AG

부품명 AS3931
상세설명  3D Low Power Wakeup Receiver
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

AS3931 데이터시트(HTML) 20 Page - ams AG

Back Button AS3931 Datasheet HTML 16Page - ams AG AS3931 Datasheet HTML 17Page - ams AG AS3931 Datasheet HTML 18Page - ams AG AS3931 Datasheet HTML 19Page - ams AG AS3931 Datasheet HTML 20Page - ams AG AS3931 Datasheet HTML 21Page - ams AG AS3931 Datasheet HTML 22Page - ams AG AS3931 Datasheet HTML 23Page - ams AG AS3931 Datasheet HTML 24Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 31 page
background image
www.austriamicrosystems.com/AS3931
Revision 6.2
19 - 30
AS3931
Datasheet - Configuring the Product
9.2.1 P0, P1, P2 (Channel Enable)
If the bit P0, P1 or P2 is set to 1, the related channel is enabled. That means, the logarithmic envelope amplifier and the correlator are enabled
and ready to receive a Wake Up Frame. When disabled, the channel is off, taking no current except for the bias cell to the amplifier. After a power
on, all channels are enabled.
Note:
Shaded cells show POR-states
9.2.2 P3 (Regulator Enable)
Bit P3 enables the regulator (VREG 2.4 V) or switches off the regulator (VREG = VCC). If the regulator is switched off, then the voltage at Pin
VCC is bypassed unregulated to the internal circuits. After a power on, the regulator is on.
9.2.3 P4, P5 (Antenna Rotator/Input Shortcut)
Bits P4 and P5 are used to set the Antenna Connection Mode or to shortcut the differential inputs of each amplifier. See Table 28 for the
description of the rotator modes.
9.3 RSSI Channel Select Register
Table 6. P0, P1, P2 Bit Mode
P0, P1, P2
Mode
0
Channel Disabled
1
Channel Enabled
Table 7. P3 Bit Mode
P3
Mode
0
Regulator Disabled
1
Regulator Enabled
Table 8. P4, P5 Bit Mode
P4
P5
Mode
0
0
Connection Mode1
1
0
Connection Mode2
0
1
Connection Mode3
1
1
Amplifier Inputs Shorted
Table 9. Antenna Rotation Modes
Connection Mode1
Connection Mode2
Connection Mode3
Antenna 1
→ Channel 1
Antenna 2
→ Channel 1
Antenna 3
→ Channel 1
Antenna 2
→ Channel 2
Antenna 3
→ Channel 2
Antenna 1
→ Channel 2
Antenna 3
→ Channel 3
Antenna 1
→ Channel 3
Antenna 2
→ Channel 3
Table 10. Register Data
Bit
POR state
Description
C0
0
RSSI select Bit 1
C1
0
RSSI select Bit 2
C2
0
RSSI output mode Bit 1
C3
0
RSSI output mode Bit 2
C4
0
Channel attenuator
C5
0
WAKE clear



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com