전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS5130 데이터시트(PDF) 9 Page - ams AG

부품명 AS5130
상세설명  8-Bit Programmable Magnetic Rotary Encoder with Motion Detection Multiturn
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

AS5130 데이터시트(HTML) 9 Page - ams AG

Back Button AS5130 Datasheet HTML 5Page - ams AG AS5130 Datasheet HTML 6Page - ams AG AS5130 Datasheet HTML 7Page - ams AG AS5130 Datasheet HTML 8Page - ams AG AS5130 Datasheet HTML 9Page - ams AG AS5130 Datasheet HTML 10Page - ams AG AS5130 Datasheet HTML 11Page - ams AG AS5130 Datasheet HTML 12Page - ams AG AS5130 Datasheet HTML 13Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 42 page
background image
www.austriamicrosystems.com/AS5130
Revision 1.12
8 - 41
AS5130
Datasheet - Electrical Character i s t ics
6.1 Timing Characteristics
TAMB = -40ºC to 125ºC, unless otherwise noted.
6.2 Magnetic Input Range
The magnetic input range is defined by the AGC loop. This regulating loop keeps the Hall sensor output in the optimum range for low SNR by
adjusting the Hall bias current. This loop can adjust to a magnetic field strength variation of ±38%. The AGC output voltage is an indicator for the
magnetic field.
The nominal magnetic field for a balanced AGC is defined by the Hall bias and the Hall sensitivity and can be set by a variable gain in the signal
path. The gain can be set in 8 steps in the OTP or by the SSI in a mirror register. The resulting magnetic input range is a value of Bnominal±38%
inside of a range of 32mT …75mT, if the trimming is performed by the customer.
Table 4. Timing Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Units
t0
Rising CLK to CS
15
--
ns
t1
Chip select to positive edge of CLK
15
--
ns
t2
Chip select to drive bus externally
--
--
ns
t3
Setup time command bit,
Data valid to positive edge of CLK
30
ns
t4
Hold time command bit,
Data valid after positive edge of CLK
30
ns
t5
Float time,
Positive edge of CLK for last command bit to
bus float
30
CLK/2
ns
t6
Bus driving time,
Positive edge of CLK for last command bit to
bus drive
CLK/2
+0
CLK/2
+30
ns
t7
Setup time data bit,
Data valid to positive edge of CLK
CLK/2
+0
CLK/2
+30
ns
t8
Hold time data bit,
Data valid after positive edge of CLK
CLK/2
+0
CLK/2
+30
ns
t9
Hold time chip select,
Positive edge CLK to negative edge of chip
select
30
ns
t10
Bus floating time,
Negative edge of chip select to float bus
030
ns
tTO
Timeout period in 2-wire mode (from rising
edge of CLK)
20
24
µs
Table 5. Magnetic Input Range
Setting
01
2
3
45
6
7
Binary
000
001
010
011
100
101
110
111
Gain A
0.9
1.05
1.2
1.4
1.65
1.9
2.2
2.55
Blimit
Max. 75mT
Min. 32mT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com