전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DAC707SH 데이터시트(PDF) 3 Page - Texas Instruments

부품명 DAC707SH
상세설명  Low-Power, Rail-to-Rail Output, 16-Bit Serial Input
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

DAC707SH 데이터시트(HTML) 3 Page - Texas Instruments

  DAC707SH Datasheet HTML 1Page - Texas Instruments DAC707SH Datasheet HTML 2Page - Texas Instruments DAC707SH Datasheet HTML 3Page - Texas Instruments DAC707SH Datasheet HTML 4Page - Texas Instruments DAC707SH Datasheet HTML 5Page - Texas Instruments DAC707SH Datasheet HTML 6Page - Texas Instruments DAC707SH Datasheet HTML 7Page - Texas Instruments DAC707SH Datasheet HTML 8Page - Texas Instruments DAC707SH Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 27 page
background image
DAC8531
3
SBAS192B
www.ti.com
LOGIC INPUTS (2)
Input Current
±1
µA
VINL, Input LOW Voltage
VDD = +5V
0.8
V
VINL, Input LOW Voltage
VDD = +3V
0.6
V
VINH, Input HIGH Voltage
VDD = +5V
2.4
V
VINH, Input HIGH Voltage
VDD = +3V
2.1
V
Pin Capacitance
3pF
POWER REQUIREMENTS
VDD
2.7
5.5
V
IDD (normal mode)
DAC Active and Excluding Load Current
VDD = +3.6V to +5.5V
VIH = VDD and VIL = GND
250
400
µA
VDD = +2.7V to +3.6V
VIH = VDD and VIL = GND
240
390
µA
IDD (all power-down modes)
VDD = +3.6V to +5.5V
VIH = VDD and VIL = GND
0.2
1
µA
VDD = +2.7V to +3.6V
VIH = VDD and VIL = GND
0.05
1
µA
POWER EFFICIENCY
I
OUT/IDD
I
LOAD = 2mA, VDD = +5V
89
%
TEMPERATURE RANGE
Specified Performance
–40
+105
°C
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
ELECTRICAL CHARACTERISTICS (Cont.)
V
DD = +2.7V to +5.5V. –40°C to +105°C, unless otherwise specified.
DAC8531E
PIN
NAME
DESCRIPTION
1VDD
Power-Supply Input, +2.7V to +5.5V.
2VREF
Reference Voltage Input
3VFB
Feedback connection for the output amplifier.
4VOUT
Analog output voltage from DAC. The output ampli-
fier has rail-to-rail operation.
5
SYNC
Level-triggered control input (active LOW). This is
the frame sychronization signal for the input data.
When SYNC goes LOW, it enables the input shift
register and data is transferred in on the falling
edges of the following clocks. The DAC is updated
following the 24th clock cycle unless SYNC is taken
HIGH before this edge, in which case the rising
edge of SYNC acts as an interrupt and the write
sequence is ignored by the DAC8531.
6
SCLK
Serial Clock Input. Data can be transferred at rates
up to 30MHz.
7DIN
Serial Data Input. Data is clocked into the 24-bit
input shift register on the falling edge of the serial
clock input.
8
GND
Ground reference point for all circuitry on the part.
PIN DESCRIPTION
PIN CONFIGURATIONS
Top View
V
DD
V
REF
V
FB
V
OUT
GND
D
IN
SCLK
SYNC
1
2
3
4
8
7
6
5
DAC8531
MSOP-8
1
2
3
4
8
7
6
5
GND
D
IN
SCLK
SYNC
V
DD
V
REF
V
FB
V
OUT
DAC8531
SON-8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com