전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CAT28C256 데이터시트(PDF) 7 Page - Catalyst Semiconductor

부품명 CAT28C256
상세설명  32K-Bit Parallel E2PROM
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CATALYST [Catalyst Semiconductor]
홈페이지  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT28C256 데이터시트(HTML) 7 Page - Catalyst Semiconductor

Back Button CAT28C256 Datasheet HTML 2Page - Catalyst Semiconductor CAT28C256 Datasheet HTML 3Page - Catalyst Semiconductor CAT28C256 Datasheet HTML 4Page - Catalyst Semiconductor CAT28C256 Datasheet HTML 5Page - Catalyst Semiconductor CAT28C256 Datasheet HTML 6Page - Catalyst Semiconductor CAT28C256 Datasheet HTML 7Page - Catalyst Semiconductor CAT28C256 Datasheet HTML 8Page - Catalyst Semiconductor CAT28C256 Datasheet HTML 9Page - Catalyst Semiconductor CAT28C256 Datasheet HTML 10Page - Catalyst Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
CAT28C256
7
Doc. No. 25020-0A 2/98
Page Write
The page write mode of the CAT28C256 (essentially an
extended BYTE WRITE mode) allows from 1 to 64 bytes
of data to be programmed within a single E2PROM write
cycle. This effectively reduces the byte-write time by a
factor of 64.
Following an initial WRITE operation (
WE pulsed low, for
tWP, and then high) the page write mode can begin by
issuing sequential
WE pulses, which load the address
and data bytes into a 64 byte temporary buffer. The page
address where data is to be written, specified by bits A6
to A14, is latched on the last falling edge of WE. Each
byte within the page is defined by address bits A0 to A5
(which can be loaded in any order) during the first and
subsequent write cycles. Each successive byte load
cycle must begin within tBLC MAX of the rising edge of the
preceding
WE pulse. There is no page write window
limitation as long as
WE is pulsed low within tBLC MAX.
Upon completion of the page write sequence,
WE must
stay high a minimum of tBLC MAX for the internal auto-
matic program cycle to commence. This programming
cycle consists of an erase cycle, which erases any data
that existed in each addressed cell, and a write cycle,
which writes new data back into the cell. A page write will
only write data to the locations that were addressed and
will not rewrite the entire page.
Figure 5. Byte Write Cycle [CE Controlled]
5096 FHD F07
Figure 6. Page Mode Write Cycle
OE
CE
WE
ADDRESS
I/O
tWP
tBLC
BYTE 0
BYTE 1
BYTE 2
BYTE n
BYTE n+1
BYTE n+2
LAST BYTE
tWC
5096 FHD F10
ADDRESS
CE
OE
WE
DATA OUT
tAS
DATA IN
DATA VALID
HIGH-Z
tAH
tWC
tOEH
tDH
tDS
tOES
tBLC
tCH
tCS
tCW



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com