전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS22220 데이터시트(PDF) 13 Page - Cirrus Logic

부품명 CS22220
상세설명  WIRELESS PCI/USB CONTROLLER
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS22220 데이터시트(HTML) 13 Page - Cirrus Logic

Back Button CS22220 Datasheet HTML 9Page - Cirrus Logic CS22220 Datasheet HTML 10Page - Cirrus Logic CS22220 Datasheet HTML 11Page - Cirrus Logic CS22220 Datasheet HTML 12Page - Cirrus Logic CS22220 Datasheet HTML 13Page - Cirrus Logic CS22220 Datasheet HTML 14Page - Cirrus Logic CS22220 Datasheet HTML 15Page - Cirrus Logic CS22220 Datasheet HTML 16Page - Cirrus Logic CS22220 Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 34 page
background image
CS22220 Wireless PCMCIA Controller
13 of 34
DS557PP2
Rev. 3.0
www.cirrus.com
TXPAPE
Output
Radio power amplifier power enable is a software-controlled output. This
signal is used to gate power to the power amplifier.
TXPE
Output
Radio transmit power enable indicates if transmit mode is enabled. When
low, this signal indicates transmitter is in standby mode.
RXPEBB
Output
Baseband receive power enable is an output that indicates if the MAC is
in receive mode. Output to baseband processor enables receive mode in
baseband processor.
BBSCLK
Output
Baseband serial clock is a programmable output generated by dividing
ARM_CLK by 14 (default). This clock is used for the serial control port to
sample the control and data signals.
BBSDX
Bi-directional
Baseband serial data is a bi-directional serial data bus, which is used to
transfer address and data to/from the internal registers of the baseband
processor.
SYNTHLE
Output
Synthesizer latchenableis anactivehighsignalused tosend datatothe
synthesizer.
nRPD
Output
Radio power down enable.
This active low signal is used to power
management purpose for the radio circuitry.
RXCLK
Input
This is an input from the baseband processor. It is used to clock in
received data from baseband processor.
MDRDY
Input
Receive data ready is an input signal from the baseband processor,
indicating a data packet is ready to be transferred to the MAC. The signal
returns to an inactive state when there is no more receiver data or when
the link has been interrupted. This signal is sampled on the falling or
rising edge of RXCLK depending on baseband requirements.
RXD
Input
Receive data is an input from the baseband processor transferring
demodulated header information and data in a serial format. The data is
frame aligned with MD_RDY. This signal is sampled on the falling or
rising edge of RXCLK depending on baseband requirements.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com