전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS4630 데이터시트(PDF) 34 Page - Cirrus Logic

부품명 CS4630
상세설명  CrystalClear SoundFusion PCI Audio Accelerator
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4630 데이터시트(HTML) 34 Page - Cirrus Logic

Back Button CS4630 Datasheet HTML 30Page - Cirrus Logic CS4630 Datasheet HTML 31Page - Cirrus Logic CS4630 Datasheet HTML 32Page - Cirrus Logic CS4630 Datasheet HTML 33Page - Cirrus Logic CS4630 Datasheet HTML 34Page - Cirrus Logic CS4630 Datasheet HTML 35Page - Cirrus Logic CS4630 Datasheet HTML 36Page - Cirrus Logic CS4630 Datasheet HTML 37Page - Cirrus Logic CS4630 Datasheet HTML 38Page - Cirrus Logic  
Zoom Inzoom in Zoom Outzoom out
 34 / 38 page
background image
CS4630
34
DS445PP1
JBB2/MCLK - Joystick B Button 2 / Master Clock, I/O
This dual function pin defaults as JBB2 (button 2 input for joystick B). In non-AC ’97 system
configurations, this pin can function as a master (256x sample rate) output clock if enabled.
This pin can also be used as a general purpose polled input if alternate data output streams are
not required.
MIDIIN - MIDI Data Input
This is the serial input pin for the internal MIDI port.
MIDIOUT - MIDI Data Output
This is the serial output pin for the internal MIDI port.
CVDD[3:0] - Core Power Supply
Core/Stream Processor power pins. These pins must be connected to a nominal +2.5 Volts.
CGND[3:0] - Core Ground Supply
Core/Stream Processor ground reference pins.
NC - No Connect
Do not connect any signal to this pin.
12.5 Serial Codec Interface
ABITCLK/SCLK - Primary AC ‘97 Bit Clock / Serial Audio Data Clock, I/O
Master timing clock for serial audio data. In AC ’97 configurations, this pin is an input which
drives the timing for the AC ’97 interface, along with providing the source clock for the
CS4630. In external DAC configurations, it’s an output, providing the serial bit clock.
ASYNC/FSYNC - Primary AC ‘97 Frame Sync / Serial Audio Frame Sync, I/O
Framing clock for serial audio data. In AC ’97 configurations, this pin is an output which
indicates the framing for the AC ’97 link. In external DAC configurations, this pin is an
FSYNC output, providing the left/right framing clock.
ASDOUT/SDOUT - Primary AC ‘97 Data Out / Serial Audio Data Out, Output
AC ‘97 serial data out/Serial audio output data.
ARST# - Primary AC ‘97 Reset, Output, Active Low
AC ’97 link reset pin. This pin also functions as a general purpose reset output in non-AC ’97
configurations and will follow RST# to ground, but must be forced high by software.
ASDIN/SDIN - Primary AC ‘97 Data In / Serial Audio Data In, Input, Weak Internal Pulldown
AC ‘97 (2.1) Serial audio input data for the primary AC ‘97 Codec



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com