CS4924 datasheet(8/56 Pages) CIRRUS

8 / 56 page

CS4923/4/5/6/7/8/9

DS262F2

SWITCHING CHARACTERISTICS—INTEL® HOST MODE

(TA = 25 °C; VA, VD = 3.3 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF)

Notes: 1. Certain timing parameters are normalized to the DSP clock, DCLK, in nanoseconds. The DSP clock can

be defined as follows:

External CLKIN Mode:

DCLK == CLKIN/3 before and during boot

DCLK == CLKIN after boot

Internal Clock Mode:

DCLK == 10MHz before and during boot, i.e. DCLK == 100ns

DCLK == 60 MHz after boot, i.e. DCLK == 16.7ns (this speed may depend on CLKIN, please see

CS4923/4/5/6/7/8/9 Hardware User’s Guide for more information)

2. This specification is characterized but not production tested.

Parameter

Symbol

Min

Max

Unit

Address setup before CS and RD low or CS and WR low

Tias

Address hold time after CS and RD low or CS and WR low

Tiah

Delay between RD then CS low or CS then RD low

Ticdr

∞

Data valid after CS and RD low

Tidd

-20

CS and RD low for read

(Note 1)

Tirpw

DCLK + 10

Data hold time after CS or RD high

Tidhr

Data high-Z after CS or RD high

(Note 2)

Tidis

-15

CS or RD high to CS and RD low for next read

(Note 1)

Tird

2*DCLK + 10

CS or RD high to CS and WR low for next write

(Note 1)

Tirdtw

2*DCLK + 10

Delay between WR then CS low or CS then WR low

Ticdw

∞

Data setup before CS or WR high

Tidsu

CS and WR low for write

(Note 1)

Tiwpw

DCLK + 10

Data hold after CS or WR high

Tidhw

CS or WR high to CS and RD low for next read

(Note 1)

Tiwtrd

2*DCLK + 10

CS or WR high to CS and WR low for next write

(Note 1)

Tiwd

2*DCLK + 10

CS4924 데이터시트(PDF) 8 Page - Cirrus Logic

CS4924 데이터시트(HTML) 8 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

데이터시트 다운로드

링크 URL