12 / 36 page
CY7C0430V
PRELIMINARY
12
Switching Waveforms
Master Reset
Read Cycle[7, 8, 9, 10, 11]
Notes:
7.
OE is asynchronously controlled; all other inputs (excluding MRST) are synchronous to the rising clock edge.
8.
CNTLD= VIL, MKLD= VIH, CNTINC = x, and MRST=CNTRST = VIH.
9.
The output is disabled (high-impedance state) by CE=VIH following the next rising edge of the clock.
10. Addresses do not have to be accessed sequentially. Note 8 indicates that address is constantly loaded on the rising edge of the CLK. Numbers are for reference
only.
11. CE is internal signal. CE = VIL if CE0 = VIL and CE1 = VIH.
MRST
tRSR
tRS
INACTIVE
ACTIVE
TMS
TDO
INT
CNTINT
tRSF
tRSS
ALL
ADDRESS/
DATA
LINES
ALL
OTHER
INPUTS
tCH2
tCL2
tCYC2
tSC
tHC
tSW
tHW
tSA
tHA
An
An+1
CLK
CE
R/W
ADDRESS
DATAOUT
OE
An+2
An+3
tSC
tHC
tOHZ
tOE
tOLZ
tDC
tCD2
tCKLZ
Qn
Qn+1
Qn+2
1 Latency
LB
UB
tSB
tHB
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
