전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SAP5SD-A-G1-R 데이터시트(PDF) 33 Page - List of Unclassifed Manufacturers

부품명 SAP5SD-A-G1-R
상세설명  Universal Actuator-Sensor Interface IC
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC2 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC2 - List of Unclassifed Manufacturers

SAP5SD-A-G1-R 데이터시트(HTML) 33 Page - List of Unclassifed Manufacturers

Back Button SAP5SD-A-G1-R Datasheet HTML 29Page - List of Unclassifed Manufacturers SAP5SD-A-G1-R Datasheet HTML 30Page - List of Unclassifed Manufacturers SAP5SD-A-G1-R Datasheet HTML 31Page - List of Unclassifed Manufacturers SAP5SD-A-G1-R Datasheet HTML 32Page - List of Unclassifed Manufacturers SAP5SD-A-G1-R Datasheet HTML 33Page - List of Unclassifed Manufacturers SAP5SD-A-G1-R Datasheet HTML 34Page - List of Unclassifed Manufacturers SAP5SD-A-G1-R Datasheet HTML 35Page - List of Unclassifed Manufacturers SAP5SD-A-G1-R Datasheet HTML 36Page - List of Unclassifed Manufacturers SAP5SD-A-G1-R Datasheet HTML 37Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 63 page
background image
SAP5S / SAP51
Universal Actuator-Sensor Interface IC
Data Sheet
July 17, 2012
© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 3.1
All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without
the prior written consent of the copyright owner. The information furnished in this publication is PRELIMINARY and subject to
changes without notice.
33 of 62
PSTBn
tPI-latch
parameter port output data
Parameter input value (PIx) = Parameter output value (POx)
(wired AND with external signal source value)
keep stable
min
max
P0..P3
tSTB
tPSTBn
tP-off
Figure 6: Timing Diagram Parameter Port P0 ... P3, PSTBn
4.8. Data Port and DSTBn
4.8.1.
Timing of Data I/O and DSTBn
Every data pin (D0…D3) contains an NMOS open drain output driver as well as a high voltage high
impedance input stage. Received output data is stored at the Data Output Register and subsequently
forwarded to the data pins. A certain time (tDI-latch) after new output data was written to the port the input data is
sampled.
The availability of new output data is signaled by the Data Strobe (DSTBn) signal as shown in Figure 7. The
DSTBn pin has an additional reset input function, which is described further in chapter 4.13 IC Reset.
Any IC reset turns the Data Output Register to 0xF and forces the data output drivers to high impedance state.
Simultaneously, a Data Strobe is generated, having the same tsetup timing and tDSTBn pulse width, as new
output data would be driven.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com