전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SP4273 데이터시트(PDF) 4 Page - SIPAT Co,Ltd

부품명 SP4273
상세설명  SPDT Broadband COMS
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SIPAT [SIPAT Co,Ltd]
홈페이지  http://www.sipatsaw.com
Logo SIPAT - SIPAT Co,Ltd

SP4273 데이터시트(HTML) 4 Page - SIPAT Co,Ltd

  SP4273 Datasheet HTML 1Page - SIPAT Co,Ltd SP4273 Datasheet HTML 2Page - SIPAT Co,Ltd SP4273 Datasheet HTML 3Page - SIPAT Co,Ltd SP4273 Datasheet HTML 4Page - SIPAT Co,Ltd SP4273 Datasheet HTML 5Page - SIPAT Co,Ltd SP4273 Datasheet HTML 6Page - SIPAT Co,Ltd SP4273 Datasheet HTML 7Page - SIPAT Co,Ltd SP4273 Datasheet HTML 8Page - SIPAT Co,Ltd SP4273 Datasheet HTML 9Page - SIPAT Co,Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
Product Specification
SP4273
Page 4 of 10
Evaluation Kit
The SPDT Switch Evaluation Kit board was
designed to ease customer evaluation of the
SP4273 SPDT switch. The RF common port is
connected through a 75
Ω transmission line to the
bottom F connector, J2. Port 1 and Port 2 are
connected through 75
Ω transmission lines to two F
connectors on either side of the board, J3 and J1. A
through transmission line connects F connectors J4
and J5. This transmission line can be used to
estimate the loss of the PCB over the environmental
conditions being evaluated.
The board is constructed of a two metal layer FR4
material with a total thickness of 0.031”. The bottom
layer provides ground for the RF transmission lines.
The transmission lines were designed using a
coplanar waveguide with ground plane model using
a trace width of 0.021”, trace gaps of 0.030”,
dielectric thickness of 0.028”, copper thickness of
0.0021” and
ε
r of 4.3.
J6 and J7 provide a means for controlling the DC
inputs to the device. The lower left header (J6) is
connected to the device V1 input. The lower right
header (J7) is connected to the device V2 input.
Series resistors (R1 and R2) are provided to reduce
the package resonance between RF and DC lines.
Footprints for decoupling capacitors (100 pF) are
provided on both V1 and V2 traces. It is the
responsibility of the customer to determine proper
supply decoupling for their design application.
Removing these components from the evaluation
board has not been shown to degrade RF
performance.
Figure 5. Evaluation Board Layouts
Figure 6. Evaluation Board Schematic
Tel: +86-23-62808818
Fax: +86-23-62805284
www.sipatsaw.com / sawmkt@sipat.com



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com