| 전자부품 데이터시트 검색엔진 |
|
78C2GCMAT30C 데이터시트(PDF) 1 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
78C2GCMAT30C 데이터시트(HTML) 1 Page - List of Unclassifed Manufacturers |
|
1 / 7 page ![]() Specifications Features • On Dimm Thermal Sensor: No • Double-data-rate architecture; two data transfers per • Density: 8GB clock cycle • Organization • The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture 1024M words × 64 bits, 2 ranks • Bi-directional differential data strobe (DQS and /DQS) • Mounting 16 pieces of 4G bits DDR3 SDRAM sealed is transmitted/received with data for capturing data at in FBGA the receiver • Package: 204-pin socket type small outline dual in • DQS is edge-aligned with data for READs; center- line memory module (SO-DIMM) aligned with data for WRITEs PCB height: 30.0mm • Differential clock inputs (CK and /CK) Lead pitch: 0.6mm (pin) • DLL aligns DQ and DQS transitions with CK Lead-free (RoHS compliant) transitions • Power supply: VDD = 1.5V ± 0.075V • Commands entered on each positive CK edge; data • Eight internal banks for concurrent operation and data mask referenced to both edges of DQS (components) • Data mask (DM) for write data • Interface: SSTL_15 • Posted /CAS by programmable additive latency for • Burst lengths (BL): 8 and 4 with Burst Chop (BC) better command and data bus efficiency • /CAS Latency (CL): 6, 7, 8, 9 • On-Die-Termination (ODT) for better signal quality • /CAS write latency (CWL): 5, 6, 7 Synchronous ODT • Precharge: auto precharge option for each burst Dynamic ODT access Asynchronous ODT • Refresh: auto-refresh, self-refresh • Multi Purpose Register (MPR) for temperature read • Refresh cycles out Average refresh period • ZQ calibration for DQ drive and ODT 7.8µs at 0°C ≤ TC ≤ +85°C • Programmable Partial Array Self-Refresh (PASR) 3.9µs at +85°C < TC ≤ +95°C • /RESET pin for Power-up sequence and reset • Operating case temperature range function TC = 0°C to +95°C • SRT range: Normal/extended Auto/manual self-refresh • Programmable Output driver impedance control Apacer Memory Product Specification 8GB DDR3 SDRAM SODIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition Number of Rank 78.C2GCM.AT30C 8GB 1024Mx64 512Mx8*16EA 2 10.6GB/sec 1333Mbps 666MHz CL9 |
유사한 부품 번호 - 78C2GCMAT30C |
|
유사한 설명 - 78C2GCMAT30C |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |