 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LM4935RLEVAL 데이터시트(PDF) 11 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM4935RLEVAL 데이터시트(HTML) 11 Page - Texas Instruments |
|
|
11 / 91 page  LM4935, LM4935RLEVAL www.ti.com SNAS296D – OCTOBER 2005 – REVISED MARCH 2006 Electrical Characteristics(1)(2)(3) (continued) Unless otherwise stated PLL_VDD = 3.3V, D_VDD = 3.3V, BB_VDD = 1.8V, A_VDD = 3.3V, LS_VDD = 3.3V. The following specifications apply for the circuit shown in Figure 2-2 unless otherwise stated. Limits apply for 25°C. LM4935 Symbol Parameter Conditions Units Typical(4) Limit(5) PSRREP Power Supply Rejection Ratio AUX inputs terminated (Earpiece) CBYPASS = 1.0 µF 65 dB VRIPPLE = 200 mVP-P FRIPPLE = 217 Hz SNREP Signal to Noise Ratio From 0dB Analog AUX input, A-weighted 98 dB EPTHD+N Earpiece Harmonic Distortion 32 Ω load, 3.3V, PO = 50mW 0.04 % eN Output Noise A-weighted 24 µV VOS Offset Voltage 15 mV AUXOUT AMPLIFIER THD+N Total Harmonic Distortion + Noise VO = 1VRMS, 5kΩ load 0.02 % PSRR Power Supply Rejection Ratio AUX inputs terminated CBYPASS = 1.0μF 70 dB VRIPPLE = 200mVPP fRIPPLE = 217Hz CP_OUT AMPLIFIER THD+N Total Harmonic Distortion + Noise VO = 1VRMS, 5kΩ load 0.02 % PSRR Power SUpply Rejection Ratio CBYPASS = 1.0μF VRIPPLE = 200mVPP 68 dB fRIPPLE = 217Hz MONO ADC RADC ADC Ripple ±0.25 dB PBADC ADC Passband Lower (HPF Mode 1), fS = 8 kHz 300 Hz Upper 3470 Hz SBAADC ADC Stopband Attenuation Above Passband 60 dB HPF Notch, 50 Hz/60 Hz (worst case) 58 dB SNRADC ADC Signal to Noise Ratio From CPI, A-weighted 90 dB ADCLEVEL ADC Full Scale Input Level 1 VRMS STEREO DAC RDAC DAC Ripple 0.1 dB PBDAC DAC Passband 20 kHz SBADAC DAC Stopband Attenuation 70 dB SNRDAC DAC Signal to Noise Ratio A-weighted, AUXOUT 88 dB DRDAC DAC Dynamic Range 96 dB DACLEVEL DAC Full Scale Output Level 1 VRMS PLL(7) FIN Input Frequency Range Min 0.5 MHz Max 30 MHz I2S/PCM fS = 48kHz; 16 bit mode 1.536 MHz fS = 48kHz; 25 bit mode 2.4 MHz fI2SCLK I2S CLK Frequency fS = 8kHz; 16 bit mode 0.256 MHz fS = 8kHz; 25 bit mode 0.4 MHz fS = 48kHz; 16 bit mode 0.768 MHz fS = 48kHz; 25 bit mode 1.2 MHz fPCMCLK PCM CLK Frequency fS = 8kHz; 16 bit mode 0.128 MHz fS = 8kHz; 25 bit mode 0.2 MHz (7) Disabling or bypassing the PLL will usually result in an improvement in noise measurements. Copyright © 2005–2006, Texas Instruments Incorporated Electric Specifications 11 Submit Documentation Feedback Product Folder Links: LM4935 LM4935RLEVAL |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
