전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STCD2400F35F 데이터시트(PDF) 11 Page - STMicroelectronics

부품명 STCD2400F35F
상세설명  Multichannel clock distribution circuit
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STCD2400F35F 데이터시트(HTML) 11 Page - STMicroelectronics

Back Button STCD2400F35F Datasheet HTML 7Page - STMicroelectronics STCD2400F35F Datasheet HTML 8Page - STMicroelectronics STCD2400F35F Datasheet HTML 9Page - STMicroelectronics STCD2400F35F Datasheet HTML 10Page - STMicroelectronics STCD2400F35F Datasheet HTML 11Page - STMicroelectronics STCD2400F35F Datasheet HTML 12Page - STMicroelectronics STCD2400F35F Datasheet HTML 13Page - STMicroelectronics STCD2400F35F Datasheet HTML 14Page - STMicroelectronics STCD2400F35F Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 39 page
background image
STCD22x0, STCD23x0, STCD24x0
Device overview
Doc ID 15400 Rev 2
11/39
Table 4.
Pin functions (STCD24x0, 4-channel)
Pin
number
Pin
name
Description
A1
VCC
Supply voltage (decouple with a 1 µF capacitor to GND)
B1
VTCXO LDO output for external clock source (decouple with a 1 µF capacitor to GND)
C1
MCLK
Master clock input
D1
OPT2
Optional pin 2. Connect to VCC or GND on PC board to field configure EN3 and
EN4 active high/low. Refer to
Section 3.2: Enable polarity for detailed
information.
A2
BYP
Bypass capacitor input pin (10 nF capacitor should be connected to GND in
order to improve thermal noise performance)
B2
GND
Supply ground
C2
MCREQ Master clock request signal (open drain, active low)
D2
OPT1
Optional pin 1. Connect to VCC or GND on PC board to field configure EN1 and
EN2 active high/low. Refer to
Section 3.2: Enable polarity for detailed
information.
A3
CLK1
Clock output channel - output 1
B3
EN1
Clock output channel enable-1 (active high/low OPT1 field programmable)
C3
EN4
Clock output channel enable-4 (active high/low OPT2 field programmable)
D3
CLK4
Clock output channel - output 4
A4
CLK2
Clock output channel - output 2
B4
EN2
Clock output channel enable-2 (active high/low OPT1 field programmable)
C4
EN3
Clock output channel enable-3 (active high/low OPT2 field programmable)
D4
CLK3
Clock output channel - output 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com