DP83849CVSSLASHNOPB datasheet(95/101 Pages) TI1

95 / 101 page

www.national.com

8.2.27 RMII Receive Timing

Note: Per the RMII Specification, output delays assume a 25pF load.

Note: CRS_DV is asserted asynchronously in order to minimize latency of control signals through the Phy. CRS_DV may

toggle synchronously at the end of the packet to indicate CRS deassertion.

Note: RX_DV is synchronous to X1. While not part of the RMII specification, this signal is provided to simplify recovery of

receive data.

Note: CRS ON delay is measured from the first bit of the JK symbol on the PMD Receive Pair to initial assertion of

CRS_DV.

Note: CRS_OFF delay is measured from the first bit of the TR symbol on the PMD Receive Pair to initial deassertion of

CRS_DV.

Note: Receive Latency is measured from the first bit of the symbol pair on the PMD Receive Pair. Typical values are with

the Elasticity Buffer set to the default value (01).

Parameter

Description

Notes

Min

Typ

Max

Units

T2.27.1

X1 Clock Period

50 MHz Reference Clock

T2.27.2

RXD[1:0], CRS_DV, RX_DV

and RX_ER output delay from

X1 rising

T2.27.3

CRS ON delay (100Mb)

100BASE-TX mode

18.5

bits

T2.27.4

CRS OFF delay (100Mb)

100BASE-TX mode

bits

T2.27.5

RXD[1:0] and RX_ER latency

(100Mb)

100BASE-TX mode

bits

CRS_DV

RXD[1:0]

RX_ER

T2.27.2

T2.27.1

T2.27.2

PMD Input Pair

IDLE

Data

(J/K)

T2.27.3

T2.27.5

Data

(TR)

T2.27.4

RX_DV

T2.27.2

DP83849CVS/NOPB 데이터시트(PDF) 95 Page - Texas Instruments

DP83849CVS/NOPB 데이터시트(HTML) 95 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL