전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADS7882IPFBT 데이터시트(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
부품명 ADS7882IPFBT
상세설명  12-BIT, 3-MSPS LOW POWER SAR ANALOG-TO-DIGITAL CONVERTER
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

ADS7882IPFBT 데이터시트(HTML) 10 Page - Texas Instruments

Back Button ADS7882IPFBT Datasheet HTML 6Page - Texas Instruments ADS7882IPFBT Datasheet HTML 7Page - Texas Instruments ADS7882IPFBT Datasheet HTML 8Page - Texas Instruments ADS7882IPFBT Datasheet HTML 9Page - Texas Instruments ADS7882IPFBT Datasheet HTML 10Page - Texas Instruments ADS7882IPFBT Datasheet HTML 11Page - Texas Instruments ADS7882IPFBT Datasheet HTML 12Page - Texas Instruments ADS7882IPFBT Datasheet HTML 13Page - Texas Instruments ADS7882IPFBT Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
D11−4 & D3−0
D3−0
Conversion No N
Data For Conv. N
Data For Conv. N−1
CS
CONVST
BUSY
D11−D0
td1 + t(acq)
BYTE
t2
td10
td7
td8
td2
DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION
Sample N
Conversion N
Data For Conversion N−1
(Data Read without Latency)
CONVST
BUSY
D11−D0
t(conv) + td11
tw4
tw5
t(acq)
td12
t0 = 333 ns for 3 MSPS Operation
ADS7882
SLAS630 – DECEMBER 2008 ........................................................................................................................................................................................... www.ti.com
Figure 6. Read Control Via CS and RD Tied to BDGND
Figure 7 and Figure 8 illustrate device operation in back-to-back conversion mode. It is possible to operate the
device at any throughput in this mode, but this is the only mode in which the device can be operated at
throughputs exceeding 2.83 MSPS (1/t(acq) min + t(conv) max + td11 max)).
A conversion starts on the CONVST falling edge. The BUSY output goes high after a delay (td2). Note that care
must be taken not to abort the conversion (see Figure 4) apart from timing restrictions shown in Figure 7 and
Figure 8. The conversion ends within the conversion time, t(conv), after the CONVST falling edge. The new
acquisition can be immediately started without waiting for the BUSY signal to go low. This can be ensured with a
CONVST high pulse width that is more than or equal to (t0 – t(conv) + 10 nsec) which is tw4 for a 3-MHz operation.
Figure 7. Back-To-Back Operation With CS and RD Low
10
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): ADS7882



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com