| 전자부품 데이터시트 검색엔진 |
|
B13 데이터시트(PDF) 8 Page - Micrel Semiconductor |
|
|
|||||||||||||||||||||||||||||
B13 데이터시트(HTML) 8 Page - Micrel Semiconductor |
|
8 / 14 page ![]() Micrel, Inc. SM803020 July 22, 2013 8 Revision 1.0 hbwhelp@micrel.com or (408) 955-1690 AC Electrical Characteristics VDD = VDDO1/2 = 3.3V ±5% or 2.5V ±5% VDD = 3.3V ±5%, VDDO1/2 = 3.3V ±5% or 2.5V ±5% TA = −40°C to +85°C Symbol Parameter Condition Min. Typ. Max. Units FIN Input Frequency 39.0625 MHz FOUT Output Frequency LVPECL, LVDS, HCSL, LVCMOS 156.25 MHz TR/TF Output Rise/Fall Time 20% – 80% LVPECL output 85 135 350 ps LVDS output 85 140 300 ps HCSL output 175 340 700 ps LVCMOS output 100 200 400 ps ODC Output Duty Cycle 45 50 55 % Tpd Input to Output Propagation Delay ZDB mode − 100 100 ps Synthesizer/Bypass mode 4 ns TSKEW Output-to-Output Skew(4) Note 5, same output bank 50 ps TLOCK PLL Lock Time 5 20 ms Tjit(∅) RMS Phase Jitter(6) Integration range (12kHz to 20MHz) 180 fs Notes: 4. Defined as skew between outputs at the same supply voltage and with equal load conditions; measured at the output differential crossing points. 5. Output-to-output skew is only defined for outputs in the same PLL bank [A:B, C:D] with the same output type setting. 6. All phase noise measurements were taken with an Agilent 5052B phase noise system. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |