전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PACUSBVB 데이터시트(PDF) 3 Page - ON Semiconductor

부품명 PACUSBVB
상세설명  USB Downstream Port Terminator with VBUS ESD Protection
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

PACUSBVB 데이터시트(HTML) 3 Page - ON Semiconductor

  PACUSBVB Datasheet HTML 1Page - ON Semiconductor PACUSBVB Datasheet HTML 2Page - ON Semiconductor PACUSBVB Datasheet HTML 3Page - ON Semiconductor PACUSBVB Datasheet HTML 4Page - ON Semiconductor PACUSBVB Datasheet HTML 5Page - ON Semiconductor PACUSBVB Datasheet HTML 6Page - ON Semiconductor PACUSBVB Datasheet HTML 7Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 3 / 7 page
background image
PACUSBVB
http://onsemi.com
3
SPECIFICATIONS (Cont’d)
Table 4. ELECTRICAL OPERATING CHARACTERISTICS
Symbol
Parameter
Conditions
Min
Typ
Max
Units
R1
Resistance of R1 Resistor
TA = 25C
26.4
33
39.6
W
R2
Resistance of R2 Resistor
TA = 25C
15
kW
TCR
Temperature Coefficient of Resistance
+1300
ppm/C
C1
Capacitance of C1 Capacitor
0 V DC, 30 mV AC, 1 MHz, 25C
37.6
47.0
56.4
pF
2.5 V DC, 30 mV AC, 1 MHz, 25C
25.6
32.0
38.4
pF
TOLCM
Matching Tolerance of C1 Capacitors
1 MHz, 25C
2
%
ILEAK
Diode Leakage Current to GND
Measured at 3.3 V DC, 25C
1
100
nA
VRB
Diode Reverse Bias Voltage
ILOAD = 10 mA, TA = 25C
5.5
V
VSIG
Signal Voltage:
Positive Clamp
Negative Clamp
ILOAD = 10 mA, TA = 25C
ILOAD = 10 mA, TA = 25C
5.6
−0.4
6.8
−0.8
9.0
−1.5
V
VESD
In−system ESD Withstand Voltage
MIL−STD−883D, Method 3015 (HBM)
IEC 61000−4−2 Contact Discharge
Pins 1, 3 (Notes 1 and 2)
Pins 4, 5 (Note 1)
Pins 4, 5 (Note 1)
4
20
15
kV
VCL
Clamping Voltage under ESD Discharge
MIL−STD−883D, Method 3015 +8 kV
(Note 3)
12
V
MIL−STD−883D, Method 3015 −8kV
(Note 3)
−7
V
1. ESD voltage applied to pins with respect to GND, one at a time; unused pins are left open.
2. Pins 1 and 3 are not connected to the USB port connector, and therefore are not exposed to external ESD hazards. Thus, they do not require
the high ESD protection levels provided for pins 4, 5, and 6.
3. ESD Clamping Voltage is measured at the opposite end of R1 from the pin to which the ESD discharge is applied (e.g., if ESD is applied
to pin 6, then the clamping voltage is measured at pin 1).



Html Pages

1 2 3 4 5 6 7


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com