AT90PWM2 datasheet(170/365 Pages) ATMEL

170 / 365 page

170

4317K–AVR–03/2013

AT90PWM2/3/2B/3B

16.25.15 PSC n Input B Control Register – PFRCnB

The Input Control Registers are used to configure the 2 PSC’s Retrigger/Fault block A & B. The

2 blocks are identical, so they are configured on the same way.

• Bit 7 – PCAEnx : PSC n Capture Enable Input Part x

Writing this bit to one enables the capture function when external event occurs on input selected

as input for Part x (see PISELnx bit in the same register).

• Bit 6 – PISELnx : PSC n Input Select for Part x

Clear this bit to select PSCINn as input of Fault/Retrigger block x.

Set this bit to select Comparator n Output as input of Fault/Retrigger block x.

• Bit 5 –PELEVnx : PSC n Edge Level Selector of Input Part x

When this bit is clear, the falling edge or low level of selected input generates the significative

event for retrigger or fault function .

When this bit is set, the rising edge or high level of selected input generates the significative

event for retrigger or fault function.

• Bit 4 – PFLTEnx : PSC n Filter Enable on Input Part x

Setting this bit (to one) activates the Input Capture Noise Canceler. When the noise canceler is

activated, the input from the retrigger pin is filtered. The filter function requires four successive

equal valued samples of the retrigger pin for changing its output. The Input Capture is therefore

delayed by four oscillator cycles when the noise canceler is enabled.

• Bit 3:0 – PRFMnx3:0: PSC n Fault Mode

These four bits define the mode of operation of the Fault or Retrigger functions.

(see PSC Functional Specification for more explanations)

Table 16-17. Level Sensitivity and Fault Mode Operation

Bit

654

PCAEnB

PISELnB

PELEVnB

PFLTEnB

PRFMnB3

PRFMnB2

PRFMnB1

PRFMnB0

PFRCnB

Read/Write

R/W

Initial Value

PRFMnx3:0

Description

0000b

No action, PSC Input is ignored

0001b

PSC Input Mode 1: Stop signal, Jump to Opposite Dead-Time and Wait

0010b

PSC Input Mode 2: Stop signal, Execute Opposite Dead-Time and Wait

0011b

PSC Input Mode 3: Stop signal, Execute Opposite while Fault active

0100b

PSC Input Mode 4: Deactivate outputs without changing timing.

0101b

PSC Input Mode 5: Stop signal and Insert Dead-Time

0110b

PSC Input Mode 6: Stop signal, Jump to Opposite Dead-Time and Wait.

0111b

PSC Input Mode 7: Halt PSC and Wait for Software Action

1000b

PSC Input Mode 8: Edge Retrigger PSC

AT90PWM2 데이터시트(PDF) 170 Page - ATMEL Corporation

AT90PWM2 데이터시트(HTML) 170 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL