AT80SND2CMP3B datasheet(16/242 Pages) ATMEL

16 / 242 page

4341H–MP3–10/07

AT8xC51SND2C/MP3B

5.4

Registers

Table 5-1.

CKCON Register

CKCON (S:8Fh) – Clock Control Register

Reset Value = 0000 000Xb (AT89C51SND2C) or 0000 0000b (AT83SND2C)

Table 5-2.

PLLCON Register

PLLCON (S:E9h) – PLL Control Register

TWIX2

WDX2

SIX2

T1X2

T0X2

Bit Number

Bit

Mnemonic

Description

TWIX2

Two-Wire Clock Control Bit

Set to select the oscillator clock divided by 2 as TWI clock input (X2 independent).

Clear to select the peripheral clock as TWI clock input (X2 dependent).

WDX2

Watchdog Clock Control Bit

Set to select the oscillator clock divided by 2 as watchdog clock input (X2 independent).

Clear to select the peripheral clock as watchdog clock input (X2 dependent).

Reserved

The values read from this bit is indeterminate. Do not set this bit.

SIX2

Enhanced UART Clock (Mode 0 and 2) Control Bit

Set to select the oscillator clock divided by 2 as UART clock input (X2 independent).

Clear to select the peripheral clock as UART clock input (X2 dependent)..

Reserved

The values read from this bit is indeterminate. Do not set this bit.

T1X2

Timer 1 Clock Control Bit

Set to select the oscillator clock divided by 2 as timer 1 clock input (X2 independent).

Clear to select the peripheral clock as timer 1 clock input (X2 dependent).

T0X2

Timer 0 Clock Control Bit

Set to select the oscillator clock divided by 2 as timer 0 clock input (X2 independent).

Clear to select the peripheral clock as timer 0 clock input (X2 dependent).

System Clock Control Bit

Clear to select 12 clock periods per machine cycle (STD mode, F

CPU = FPER = FOSC/2).

Set to select 6 clock periods per machine cycle (X2 mode, FCPU = FPER = FOSC).

PLLRES

PLLEN

PLOCK

Bit Number

Bit

Mnemonic

Description

7 - 6

R1:0

PLL Least Significant Bits R Divider

2 LSB of the 10-bit R divider.

5 - 4

Reserved

The values read from these bits are always 0. Do not set these bits.

PLLRES

PLL Reset Bit

Set this bit to reset the PLL.

Clear this bit to free the PLL and allow enabling.

Reserved

The value read from this bit is always 0. Do not set this bit.

AT80SND2CMP3B 데이터시트(PDF) 16 Page - ATMEL Corporation

AT80SND2CMP3B 데이터시트(HTML) 16 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL