ICS1892 datasheet(55/148 Pages) ICST

55 / 148 page

Chapter 7

Functional Blocks

ICS1892, Rev. D, 2/26/01

February 26, 2001

ICS1892

7.6

Functional Block: Management Interface

As part of the MII, the ISO/IEC 8802-3 standard specifies a two-wire serial management interface and

protocol. This interface is used to exchange control, status, and configuration information between the

Station Management entity (STA) and the physical layer device (PHY). For using this management

interface, the ISO/IEC standard specifies the following:

• A set of registers (Section 7.6.1, “Management Register Set Summary”)

• The frame structure (Section 7.6.2, “Management Frame Structure”)

• The protocol

The ICS1892 implementation of the management interface complies fully with the ISO/IEC standard. It

provides a bi-directional data pin (MDIO) along with a clock (MDC) for synchronizing the data transfers.

These pins remain active in all MAC/Repeater Interface modes (that is, the 10/100 MII, 100M Symbol, 10M

Serial, and Link Pulse interface modes).

7.6.1

Management Register Set Summary

The ICS1892 implements a Management Register set that adheres to the ISO/IEC standard. This register

set (discussed in detail in Chapter 8, “Management Register Set”) includes the mandatory ‘Basic’ Control

and Status registers as well as the ICS-specific Extended registers.

7.6.2

Management Frame Structure

The Management Interface is a bi-directional serial interface to exchange configuration, control, and status

data between a PHY such as the ICS1892 and the STA. The PHY and STA exchange data by using the

defined register set. The STA initiates all transactions.

The ISO/IEC specification defines a Management Frame Structure for the serial data stream. The ICS1892

complies with the defined frame structure and protocol. Table 7-2 summarizes the Management Frame

Structure.

Note:

The Management Frame Structure starts from and returns to an IDLE condition. However, the

IDLE periods are not part of the Management Frame Structure.

Table 7-2.

Management Frame Structure Summary

Frame Field

Data

Comment

Acronym

Frame Function

PRE

Preamble (Bit 1.6)

11..11

32 ones

SFD

Start of Frame

2 bits

Operation Code

10/01 (read/write)

2 bits

PHYAD

PHY Address (Bits 16.10:6)

AAAAA

5 bits

REGAD

RRRRR

5 bits

Turnaround

Z0/10 (read/write)

2 bits

DATA

Data

DDD..DD

16 bits

ICS1892 데이터시트(PDF) 55 Page - Integrated Circuit Systems

ICS1892 데이터시트(HTML) 55 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL