전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IDT7134LA55P 데이터시트(PDF) 6 Page - Integrated Device Technology

부품명 IDT7134LA55P
상세설명  HIGH-SPEED 4K x 8 DUAL-PORT STATIC RAM
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  IDT [Integrated Device Technology]
홈페이지  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT7134LA55P 데이터시트(HTML) 6 Page - Integrated Device Technology

  IDT7134LA55P Datasheet HTML 1Page - Integrated Device Technology IDT7134LA55P Datasheet HTML 2Page - Integrated Device Technology IDT7134LA55P Datasheet HTML 3Page - Integrated Device Technology IDT7134LA55P Datasheet HTML 4Page - Integrated Device Technology IDT7134LA55P Datasheet HTML 5Page - Integrated Device Technology IDT7134LA55P Datasheet HTML 6Page - Integrated Device Technology IDT7134LA55P Datasheet HTML 7Page - Integrated Device Technology IDT7134LA55P Datasheet HTML 8Page - Integrated Device Technology IDT7134LA55P Datasheet HTML 9Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
6.04
6
IDT7134SA/LA
HIGH-SPEED 4K x 8 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)
2720 drw 09
CE
DATAOUT
VALID DATA (4)
tPD
tAOE(4)
tACE
OE
tHZ(2)
tLZ(1)
tLZ(1)
tPU
50%
50%
ICC
ISB
CURRENT
tHZ(2)
NOTES:
1. Timing depends on which signal is asserted last,
OE or CE.
2. Timing depends on which signal is de-asserted first,
OE or CE.
3. R/
W = VIH.
4. Start of valid data depends on which timing becomes effective , tAOE, tACE or tAA
5. tAA for RAM Address Access and tSAA for Semaphore Address Access.
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE(6)
7134X20
(5)
7134X25
7134X35
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
WRITE CYCLE
tWC
Write Cycle Time
20
25
35
ns
tEW
Chip Enable to End-of-Write
15
20
30
ns
tAW
Address Valid to End-of-Write
15
20
30
ns
tAS
Address Set-up Time
0
0
0
ns
tWP
Write Pulse Width
15
20
25
ns
tWR
Write RecoveryTime
0
0
0
ns
tDW
Data Valid to End-of-Write
15
15
20
ns
tHZ
Output High-Z Time
(1, 2)
—15—
15
—20
ns
tDH
Data Hold Time
(3)
0—
0
3—
ns
tWZ
Write Enabled to Output in High-Z
(1, 2)
—15—
15
—20
ns
tOW
Output Active from End-of-Write
(1, 2, 3)
3—
3
3—
ns
tWDD
Write Pulse to Data Delay
(4)
—40—
50
—60
ns
tDDD
Write Data Valid to Read Data Delay
(4, 7)
—30—
30
—35
ns
NOTES:
2720 tbl 10
1. Transition is measured
±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary
over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
4. Port-to-port delay through RAM cells from writing port to reading port, refer to “Timing Waveform of Write with Port-to-Port Read”.
5. (Commercial only), 0
°C to +70°C temperature range .
6. “X” in part number indicates power rating (SA or LA).
7. tDDD = 35ns for military temperature range.



Html Pages

1 2 3 4 5 6 7 8 9


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com