| 전자부품 데이터시트 검색엔진 |
|
GS3440 데이터시트(PDF) 4 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
GS3440 데이터시트(HTML) 4 Page - Semtech Corporation |
|
4 / 23 page ![]() GS3440 Adaptive Cable Equalizer Final Data Sheet Rev. 2 December 2012 4 of 23 Proprietary and Confidential 1. Pin Out 1.1 GS3440 Pin Assignment Figure 1-1: GS3440 Pin Out 1.2 GS3440 Pin Descriptions Ground Pad (bottom of package) GS3440 16-pin QFN (top view) 56 7 8 16 15 14 13 GAIN_SEL VEE_A SDI 1 2 3 4 SDI VEE_O DDO DDO OP_CTL 12 11 10 9 Table 1-1: GS3440 Pin Descriptions Pin Number Name Timing Type Description 1 VEE_A Analog Power Most negative power supply connection for the input buffer, core and control circuits. Connect to GND. 2, 3 SDI, SDI Analog Input Serial digital differential input. 4 GAIN_SEL Not Synchronous Input Input Sensitivity Control. Please refer to the input logic parameter in the DC Electrical Characteristics table for logic level threshold and compatibility. This pin is a 2.5V input that is tolerant to 3.3V levels. When HIGH, the device compensates for an additional 6dB of loss across the entire operating band. This pin has an internal pull-down resistor. 5, 6 AGC, AGC Analog – External AGC capacitor connection. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |