| 전자부품 데이터시트 검색엔진 |
|
D8088 데이터시트(PDF) 21 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
D8088 데이터시트(HTML) 21 Page - Intel Corporation |
|
21 / 30 page ![]() 8088 AC CHARACTERISTICS MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS Symbol Parameter 8088 8088-2 Units Test Min Max Min Max Conditions TCLCL CLK Cycle Period 200 500 125 500 ns TCLCH CLK Low Time 118 68 ns TCHCL CLK High Time 69 44 ns TCH1CH2 CLK Rise Time 10 10 ns From 10V to 35V TCL2CL1 CLK Fall Time 10 10 ns From 35V to 10V TDVCL Data in Setup Time 30 20 ns TCLDX Data in Hold Time 10 10 ns TR1VCL RDY Setup Time into 8284 35 35 ns (Notes 1 2) TCLR1X RDY Hold Time into 8284 0 0 ns (Notes 1 2) TRYHCH READY Setup Time into 8088 118 68 ns TCHRYX READY Hold Time into 8088 30 20 ns TRYLCL READY Inactive to CLK b 8 b 8ns (Note 4) TINVCH Setup Time for Recognition 30 15 ns (INTR NMI TEST) (Note 2) TGVCH RQGT Setup Time 30 15 ns TCHGX RQ Hold Time into 8088 40 30 ns TILIH Input Rise Time (Except CLK) 20 20 ns From 08V to 20V TIHIL Input Fall Time (Except CLK) 12 12 ns From 20V to 08V 21 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |