CD74ACT138 datasheet(6/7 Pages) TI

6 / 7 page

Propagation Delay,

E3 to Output

(CD74AC/ACT238)

tPLH, tPHL

3.5

12.4

3.4

13.6

Input Capacitance

-10-

-10

Power Dissipation Capacitance

CPD

(Note 13)

110

NOTES:

10. Limits tested at 100%.

11. 3.3V Min at 3.6V, Max at 3V.

12. 5V Min at 5.5V, Max at 4.5V.

13. CPD is used to determine the dynamic power consumption per package.

AC: PD = VCC

2 f

i (CPD + CL)

ACT: PD = VCC

2 f

i (CPD + CL) + VCC ∆ICC where fi = input frequency, CL = output load capacitance, VCC = supply voltage.

Switching Speciﬁcations Input tr, tf = 3ns, CL = 50pF (Worst Case) (Continued)

PARAMETER

SYMBOL

VCC (V)

-40oC TO 85oC

-55oC TO 125oC

UNITS

MIN

TYP

MAX

MIN

TYP

MAX

FIGURE 1. PROPAGATION DELAY TIMES

FIGURE 2. PROPAGATION DELAY TIMES

tr = 3ns

tf = 3ns

90%

10%

GND

INPUT

138 OUTPUT

tPHL

tPLH

238 OUTPUT

tPLH

tPHL

E1, E2

tr = 3ns

tf = 3ns

90%

GND

INPUT

138 OUTPUT

tPHL

tPLH

238 OUTPUT

tPLH

tPHL

DUT

OUTPUT

RL (NOTE)

OUTPUT

LOAD

500

Ω

50pF

NOTE: For AC Series Only: When VCC = 1.5V, RL = 1kΩ.

FIGURE 3. PROPAGATION DELAY TIMES

ACT

Input Level

VCC

Input Switching Voltage, VS

0.5 VCC

1.5V

Output Switching Voltage, VS

0.5 VCC

CD54/74AC138, CD54/74ACT138, CD74AC238, CD74ACT238

CD74ACT138 데이터시트(PDF) 6 Page - Texas Instruments

CD74ACT138 데이터시트(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7

데이터시트 다운로드

링크 URL