| 전자부품 데이터시트 검색엔진 |
|
UPC1862GS 데이터시트(PDF) 1 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPC1862GS 데이터시트(HTML) 1 Page - NEC |
|
1 / 32 page ![]() The µPC1862 is an LSI incorporating a PLL circuit to generate nfSC clocks (fSC: color subcarrier frequency), ideal for the processing of digital video signals as in extended definition television (EDTV) systems. FEATURES • VCO is incorporated. • Horizontal and vertical sync separation circuits are incorporated (with output pins). • Horizontal and vertical sync output pulses (TTL level) • ACC amplifier and killer detector circuits are incorporated. • 1/4 and 1/8 (1/2 × 1/4) frequency dividers are incorporated. •fSC phase control circuits is incorporated. • Applicable to both NTSC and PAL systems. • Possible to input burst gate pulse from external ORDERING INFORMATION Part number Package µPC1862GS 36-pin plastic shrink SOP (300 mil) µPC1862 BIPOLAR ANALOG INTEGRATED CIRCUIT BURST LOCK CLOCK GENERATOR The information in this document is subject to change without notice. The mark shows major revised points. © 1991, 1996 DATA SHEET Document No. S11431EJ3V0DS00 (3rd edition) Date Published December 1997 N CP(K) Printed in Japan |
유사한 부품 번호 - UPC1862GS |
|
유사한 설명 - UPC1862GS |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |