전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

W9812G2KB 데이터시트(PDF) 13 Page - Winbond

부품명 W9812G2KB
상세설명  1M X 4 BANKS X 32 BITS SDRAM
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WINBOND [Winbond]
홈페이지  http://www.winbond.com
Logo WINBOND - Winbond

W9812G2KB 데이터시트(HTML) 13 Page - Winbond

Back Button W9812G2KB Datasheet HTML 9Page - Winbond W9812G2KB Datasheet HTML 10Page - Winbond W9812G2KB Datasheet HTML 11Page - Winbond W9812G2KB Datasheet HTML 12Page - Winbond W9812G2KB Datasheet HTML 13Page - Winbond W9812G2KB Datasheet HTML 14Page - Winbond W9812G2KB Datasheet HTML 15Page - Winbond W9812G2KB Datasheet HTML 16Page - Winbond W9812G2KB Datasheet HTML 17Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 43 page
background image
W9812G2KB
Publication Release Date: Jun. 20, 2014
- 13 -
Revision: A01
8.
OPERATION MODE
Fully synchronous operations are performed to latch the commands at the positive edges of CLK.
Table 1 shows the truth table for the operation commands.
Table 1 Truth Table (Note (1), (2))
COMMAND
DEVICE
STATE
CKEn-1
CKEn
DQM BS0, 1
A10
A0-A9,
A11
CS
RAS
CAS
WE
Bank Active
Idle
H
x
x
v
v
V
L
L
H
H
Bank Precharge
Any
H
x
x
v
L
x
L
L
H
L
Precharge All
Any
H
x
x
x
H
x
L
L
H
L
Write
Active (3)
H
x
x
v
L
v
L
H
L
L
Write with Auto-precharge
Active (3)
H
x
x
v
H
v
L
H
L
L
Read
Active (3)
H
x
x
v
L
v
L
H
L
H
Read with Auto-precharge
Active (3)
H
x
x
v
H
v
L
H
L
H
Mode Register Set
Idle
H
x
x
v
v
v
L
L
L
L
No-Operation
Any
H
x
x
x
x
x
L
H
H
H
Burst Stop
Active (4)
H
x
x
x
x
x
L
H
H
L
Device Deselect
Any
H
x
x
x
x
x
H
x
x
x
Auto-Refresh
Idle
H
H
x
x
x
x
L
L
L
H
Self-Refresh Entry
Idle
H
L
x
x
x
x
L
L
L
H
Self Refresh Exit
idle
(S.R)
L
L
H
H
x
x
x
x
x
x
x
x
H
L
x
H
x
H
x
x
Clock suspend Mode
Entry
Active
H
L
x
x
x
x
x
x
x
x
Power Down Mode Entry
Idle
Active (5)
H
H
L
L
x
x
x
x
x
x
x
x
H
L
x
H
x
H
X
H
Clock Suspend Mode Exit
Active
L
H
x
x
x
x
x
x
x
X
Power Down Mode Exit
Any
(Power
Down)
L
L
H
H
x
x
x
x
x
x
x
x
H
L
x
H
x
H
X
H
Data write/Output Enable
Active
H
x
L
x
x
x
x
x
x
x
Data write/Output Disable
Active
H
x
H
x
x
x
x
x
x
x
Notes:
(1) v = valid, x = Don't care, L = Low Level, H = High Level
(2) CKEn signal is input leve l when commands are provided.
(3) These are state of bank designated by BS0, BS1 signals.
(4) Device state is full page burst operation.
(5) Power Down Mode can not be entered in the burst cycle.
When this command asserts in the burst cycle, device state is clock suspend mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com