| 전자부품 데이터시트 검색엔진 |
|
ISL6118LIB 데이터시트(PDF) 2 Page - Intersil Corporation |
|
|
|||||||||||||||||||||||||||||
ISL6118LIB 데이터시트(HTML) 2 Page - Intersil Corporation |
|
2 / 10 page ![]() 2 Simplified Block Diagram GND VIN EN_1 EN_2 FAULT_2 OUT_2 OUT_1 FAULT_1 Q-PUMP CURRENT AND TEMP. POR CHANNEL 1 LIKE CHANNEL 2 MONITORING, GATE AND OUTPUT CONTROL LOGIC Pin Descriptions PIN NO. DESIGNATOR FUNCTION DESCRIPTION 1 GND IC Reference 2 VIN Chip Bias, Controlled Supply Input, Undervoltage Lock-Out VIN provides chip bias voltage. At VIN < 2.5V chip functionality is disabled, FAULT_X latch is cleared and floating and OUT is held low. 3, 4 ENABLE_1, 2/ ENABLE_1, 2 Channel Enable/ Enable not Inputs Enables/Disables switch. 5, 8 FAULT OUT_2, 1 Channel 2, 1 Overcurrent Fault not Indicator Channel overcurrent fault-not indicator. FAULT floats and is disabled until VIN > 2.5V. This output is pulled low after the OC timeout period has expired and stays latched until ENABLE is deasserted. 6, 7 OUT_2, 1 Channel 2,1 Controlled Supply Output Channel voltage output, connect to load to protect. Upon an OC condition OUT is current limited to 0.6A. Current limit response time is within 200µs. This output will remain in current limit for a determined time before being latched off. ISL6118 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |