전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AN4441 데이터시트(PDF) 2 Page - STMicroelectronics

부품명 AN4441
상세설명  Start time of the RHFLVDS32A receiver
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4441 데이터시트(HTML) 2 Page - STMicroelectronics

  AN4441 Datasheet HTML 1Page - STMicroelectronics AN4441 Datasheet HTML 2Page - STMicroelectronics AN4441 Datasheet HTML 3Page - STMicroelectronics AN4441 Datasheet HTML 4Page - STMicroelectronics AN4441 Datasheet HTML 5Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
Data transmission description
AN4441
2/5
DocID025920 Rev 1
1
Data transmission description
The
rad-hard,
quad
RHFLVDS31A
driver
and
RHFLVDS32A
receiver
of
STMicroelectronics are designed to be used in cold spare mode. This means that a spare
operating unit can be connected in parallel to a main operating unit for all pins except Vcc.
The Vcc power input of each cold spare unit is tied to ground. In this case, the cold spare
feature guarantees that no change in performance occurs compared to the situation when
only a single operating unit is used. In Figure 1, the spare operating units are
RHFLVDS31A_2 and RHFLVDS32A_2 and the main operating units are RHFLVDS31A_1
and RHFLVDS32A_1.
The suggested data transmission example uses only one of the four cells of each driver
and receiver device. The cold spare units RHFLVDS31A_2 and RHFLVDS32A_2 are
connected through transmission lines TL2 and TL3. These lines carry the differential data
to a target destination of 100 Ω. The data comprise a PRBS9 signal running at 200 MHz.
By switching the enable control at a convenient rate on the receiver side of Figure 1, it is
possible to obtain a full screening of the output behavior (single-ended CMOS). To achieve
this, a 100 ns square signal is applied on the \G input pin of the two receivers
(RHFLVDS32A_2 and RHFLVDS32A_1).
The receiver output is prepared for a high impedance state when it is disabled. Output
matching is performed thanks to a simple voltage divider which uses a 50 Ω oscilloscope
input load. Correct coaxial lengths are included in the measurement chain, to control for
delay compensations (i.e. the sum of track delays in the order of 800 ps on the board being
used). This implementation is necessary to synchronize the divided output (Vo trace), as
well as to display correct timings.
Figure 2 shows:
•
\G (upper trace): a perfect replica of the applied enable control of the receivers
(RHFLVDS32A_2 and RHFLVDS32A_1).
•
Vo (lower trace): a fraction of the output signal, recorded using infinite persistence
mode of the oscilloscope to display the PRBS9 data better.
Figure 2: Start time of the RHFLVDS32A_2 and RHFLVDS32A_1 receivers
1.
The hatched vertical bars show ΔT = 3.5 ns.



Html Pages

1 2 3 4 5


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com