전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AN2021 데이터시트(PDF) 31 Page - STMicroelectronics

부품명 AN2021
상세설명  The ST10F272B and ST10F272E are members of the STMicroelectronics
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2021 데이터시트(HTML) 31 Page - STMicroelectronics

Back Button AN2021 Datasheet HTML 27Page - STMicroelectronics AN2021 Datasheet HTML 28Page - STMicroelectronics AN2021 Datasheet HTML 29Page - STMicroelectronics AN2021 Datasheet HTML 30Page - STMicroelectronics AN2021 Datasheet HTML 31Page - STMicroelectronics AN2021 Datasheet HTML 32Page - STMicroelectronics AN2021 Datasheet HTML 33Page - STMicroelectronics AN2021 Datasheet HTML 34Page - STMicroelectronics AN2021 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 39 page
background image
AN2021
New registers
31/39
Of course, XPEREMU must be programmed after XPERCON and after SYSCON. In this
way, the final configuration for XPeripherals is stored in XPEREMU and used for the
emulation hardware setup.
4.3
Emulation-dedicated registers
A set of four additional registers is implemented for emulation purposes only. Similarly to the
XPEREMU, they are write-only registers.
XEMU0 (00’EB76h)
XEMU1 (00’EB78h)
XEMU2 (00’EB7Ah)
XEMU3 (00’EB7Ch)
These registers are used by emulators. They have no user action on the ST10F272.
4.3.1
Hardware impact
None.
4.3.2
Software impact
None. On the ST10F269, the 00’E800h to 00’EBFFh address range was mapped to external
memory but is recommended to reserve this space for upward compatibility.
4.4
XMISC register
This register has been created to handle some additional functionalities. To have access to
this register, the XMISCEN bit, that is, bit 10 of XPERCON, must be set.
ST10F272: XMISC (EB46h)
XREG
Reset value: 0000h
15
14
13
12
11
10
987654
3
2
1
0
Reserved
VREG
OFF
CAN
CK2
CAN
PAR
ADC
MUX
-
R/W
R/W
R/W
R/W
Table 18.
XMISC register description
Bit
Bit name
Function
15:4
-
Reserved
3VREGOFF
Main Voltage Regulator disable in Power-Down mode
0: Default value after reset and when Power-Down is not used
1: On-chip Main Regulator is turned off when Power-Down mode is entered
2
CANCK2
CAN Clock divider by 2 disable
0: Clock provided to CAN modules is CPU clock divided by 2 (mandatory
when fCPU is higher than 40 MHz)
1: Clock provided to CAN modules is directly CPU clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com