 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AN3213 데이터시트(PDF) 46 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3213 데이터시트(HTML) 46 Page - STMicroelectronics |
|
|
46 / 64 page  ST7570 demonstration board description AN3213 46/64 Doc ID 17429 Rev 1 Figure 41. Carrier frequency deviation vs. crystal tolerance In order to evaluate the compliance, with the requirement of the delay between mains zero crossing and the beginning of the communication window, the zero crossing coupling circuit response needs to be considered, introducing a delay of 30 µs (typical) between mains zero crossing and ZC_IN_A signal (see Section 7.1.4). The target delay equal to 120 µs can be achieved by adding an integer number of 13 µs steps to the circuit delay (References 2). In particular, with 7 steps the total delay is 7×13 µs + 30 µs ≈ 120 µs. The jitter around the expected value changes in accordance with the crystal tolerance, as shown in Figure 42. Figure 42. Delay between mains zero crossing and transmission start: jitter vs. crystal tolerance The maximum tolerance for the HC49U crystal adopted for the ST7570 demonstration board, that is 150 ppm, allows the above requirements to be met. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
