전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AN4504 데이터시트(PDF) 32 Page - STMicroelectronics

부품명 AN4504
상세설명  This document is intended to provide usage information
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4504 데이터시트(HTML) 32 Page - STMicroelectronics

Back Button AN4504 Datasheet HTML 28Page - STMicroelectronics AN4504 Datasheet HTML 29Page - STMicroelectronics AN4504 Datasheet HTML 30Page - STMicroelectronics AN4504 Datasheet HTML 31Page - STMicroelectronics AN4504 Datasheet HTML 32Page - STMicroelectronics AN4504 Datasheet HTML 33Page - STMicroelectronics AN4504 Datasheet HTML 34Page - STMicroelectronics AN4504 Datasheet HTML 35Page - STMicroelectronics AN4504 Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 41 page
background image
First-in first-out (FIFO) buffer
AN4504
32/41
DocID026419 Rev 1
A FIFO mode application hint is given below:
1.
Set FIFO_EN = 1: Enable FIFO
2.
Set FM[2:0] = (0,0,1): Enable FIFO mode
3.
Wait for the OVRN or WTM interrupt
4.
Read data from the gyroscope output registers
5.
Set FM[2:0] = (0,0,0): Enable Bypass mode
6.
Repeat from step 2
Figure 14. FIFO mode behavior
If FIFO mode is enabled, the buffer starts to collect data and fills all 32 slots (from F0 to F31)
at the selected output data rate. When the buffer is full, the OVRN bit goes high and data
collection is permanently stopped; the user can decide to read FIFO content at any time
because it is maintained unchanged until Bypass mode is selected. The read procedure is
composed of a 32 sample set of 6 bytes for a total of 192 bytes and retrieves data starting
from the oldest sample stored in FIFO (F0). The OVRN bit is reset when the first sample set
has been read. The Bypass mode setting resets FIFO and allows the user to enable FIFO
mode again.
6.3.3
Stream mode
In Stream mode FIFO continues filling and when the buffer is full, the FIFO index restarts
from the beginning and older data is replaced by the current. The oldest values continue to
be overwritten until a read operation frees FIFO slots. The host processor reading speed is
most important in order to free slots faster than new data is made available. FM[2:0] bypass
configuration is used to stop this mode.
Follow these steps for FIFO mode configuration:
1.
Turn on FIFO by setting the FIFO_EN bit to “1” in control register 5 (0x24). After this
operation the FIFO buffer is enabled but isn’t collecting data, output registers are
frozen to the last samples set loaded.
2.
Activate Stream mode by setting the FM[2:0] field to “011” in the FIFO control register
(0x2E).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com