AN4505 datasheet(31/43 Pages) STMICROELECTRONICS

부품명	AN4505

상세설명	This document is intended to provide usage information

PDF	43 Pages

Scroll/Zoom	100%

제조업체	STMICROELECTRONICS [STMicroelectronics]

홈페이지	http://www.st.com

Logo

31 / 43 page

DocID026441 Rev 1

31/43

AN4505

First-in first-out (FIFO) buffer

Figure 16. FIFO_EN connections block diagram

6.2.2

FIFO control register (0x2E)

This register is dedicated to FIFO mode selection and watermark configuration.

FM[2:0] bits are dedicated to defining the FIFO buffer behavior:

FM[2:0] = (0,0,0): Bypass mode

FM[2:0] = (0,0,1): FIFO mode

FM[2:0] = (0,1,0): Stream mode

FM[2:0] = (0,1,1): Stream-to-FIFO mode

FM[2:0] = (1,0,0): Bypass-to-Stream mode

The trigger used to activate Stream-to-FIFO and Bypass-to-Stream modes is related to the

IA bit value of the selected INT1_SRC register and does not depend on the interrupt pin

value and polarity. The trigger is generated also if the selected interrupt is not driven to an

interrupt pin.

The WTM[4:0] bits are intended to define the watermark level; when FIFO content exceeds

this value, the WTM bit is set to “1” in the FIFO source register.

Table 30. FIFO_CTRL_REG

FM2

FM1

FM0

WTM4

WTM3

WTM2

WTM1

WTM0

AN4505 데이터시트(PDF) 31 Page - STMicroelectronics