| 전자부품 데이터시트 검색엔진 |
|
AN900 데이터시트(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN900 데이터시트(HTML) 13 Page - STMicroelectronics |
|
13 / 15 page ![]() 13/15 INTRODUCTION TO SEMICONDUCTOR TECHNOLOGY Wafer is diffused with N-type dopants to form the source and drain junction. The transistor gate material acts as a barrier to the dopant providing an undiffused channel self-aligned to the two junc- tions. The wafer is then oxidized to seal the junc- tions from contamination with a layer of SiO2. A thick glass layer is then deposited over the wafer (to provide better insulation), patterned with con- tact holes and placed in a high temperature fur- nace. Metal is deposited on the wafer and the in- terconnect patterns and external bonding pads are defined and etched. To prevent the device from contamination or moisture attack, wafers are sealed with a passivation layer. Patterning is done for the last time opening up windows only over the bond pads where external connections will be made. This completes basic fabrication sequence for a single poly and single metal layer process. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |