UPD62AMC datasheet(9/62 Pages) NEC

9 / 62 page

µPD62A

Data Sheet U14474EJ1V0DS00

2. INTERNAL CPU FUNCTIONS

2.1 Program Counter (PC): 10 Bits

This is a binary counter that holds the address information of the program memory.

Figure 2-1. Program Counter Configuration

PC9

PC0

PC8

PC7

PC6

PC5

PC4

PC3

PC2

PC1

The program counter contains the address of the instruction that should be executed next. Normally, the counter

contents are automatically incremented in accordance with the instruction length (byte count) each time an

instruction is executed.

However, when executing JUMP instructions (JMP, JC, JNC, JF, JNF), the program counter contains the jump

destination address written in the operand.

When executing the subroutine call instruction (CALL), the call destination address written in the operand is

entered in the PC after the PC contents at the time are saved in the address stack register (ASR).

If the return

instruction (RET) is executed after the CALL instruction is executed, the address saved in the ASR is restored to

the PC.

When reset, the value of the program counter becomes “000H”.

2.2 Stack Pointer (SP): 1 Bit

This is a 1-bit register which holds the status of the address stack register.

The stack pointer contents are incremented when the call instruction (CALL) is executed; they are decremented

when the return instruction (RET) is executed.

When reset, the stack pointer contents are cleared to 0.

When the stack pointer overflows (stack level 2 or more) or underflows, the CPU is hung up and a system reset

signal is generated, and the PC becomes “000H”.

As no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer

by means of a program.

2.3 Address Stack Register (ASR (RF)): 10 Bits

The address stack register saves the return address of the program after a subroutine call instruction is executed.

The low-order 8 bits are configured as RAM that is also used as the data memory RF. The register holds the

ASR value even after RET is executed.

When reset, it holds the previous data (undefined on power application).

Caution If RF is accessed as data memory, the high-order 2 bits of the ASR become undefined.

Figure 2-2.

Address Stack Register Configuration

ASR9

ASR8

ASR7

ASR6

ASR5

ASR4

ASR3

ASR2

ASR1

ASR0

ASR

UPD62AMC 데이터시트(PDF) 9 Page - NEC

UPD62AMC 데이터시트(HTML) 9 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

데이터시트 다운로드

링크 URL