| 전자부품 데이터시트 검색엔진 |
|
AN1775 데이터시트(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN1775 데이터시트(HTML) 9 Page - STMicroelectronics |
|
9 / 27 page ![]() AN1775 3 Reset management 9/27 3 Reset management Both the Main Voltage Regulator and the Low Power Voltage Regulator contain an LVD. They keep the device under reset when the corresponding controlled voltage value (V18 or V18BKP falls below 1.35V±10%). The LVDs do not monitor V33 which supplies the I/O and analog parts of the device. Note: During power-on, a reset must be provided externally. At power on, the nRSTIN pin must be held low by an external reset circuit until V33. Figure 6 gives an example of the hardware implementation of the RESET circuit for STR71x devices. ● The STM1001 low-power CMOS microprocessor supervisory circuit is used to assert a reset signal whenever the V33 voltage falls below a preset threshold or a manual reset is asserted. Figure 6. Hardware reset implementation STR71x nRSTIN GND * these values are given only as typical example V33 1 GND not Reset VCC GND +3V3 2 3 +3V08 STM1001T VSS +3V3 2K2 GND 1nF +3V3 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |