 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPD6345GS 데이터시트(PDF) 3 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD6345GS 데이터시트(HTML) 3 Page - NEC |
|
|
3 / 16 page  3 µPD6345 TRUTH TABLE SCK EN RES LAT SIN OUT SO*1 Note O1 On H H H L High Impedance On – 1 S7 HHHH L On – 1 S7 HH L*2 * NO CHANGE NO CHANGE S7 L H * * High Impedance High Impedance S7 **** NO CHANGE NO CHANGE S8 * * L H * High Impedance High Impedance L * H L * NO CHANGE NO CHANGE L *1) Seventh data S7 of shift register is loaded to eighth data S8 on positive-going transition of clock, and is output to Serial data Output pin. *2) Shift register operates normally. BLOCK DIAGRAM O1 O2 O3 O4 O5 O6 O7 O8 P1 P2 P3 P4 P5 P6 P7 P8 S1 S2 S3 S4 S5 S6 S7 S8 SO EN LAT SIN RES SCK 100 k Ω 100 k Ω 100 k Ω 100 k Ω 100 k Ω P1 to P8 ; Latch Circuits S1 to S8 ; 8-bit Shift register SCK = CLOCK EN = Output Enable RES= Reset LAT= Latch Enable SIN = Serial data Input OUT = Driver Output SO = Serial data Output * = H or L H = High level L = Low level |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
